/external/v8/src/regexp/mips/ |
regexp-macro-assembler-mips.cc | 143 __ Addu(current_input_offset(), 154 __ Addu(a0, a0, Operand(by)); 164 __ Addu(a0, a0, code_pointer()); 186 __ Addu(a0, current_input_offset(), Operand(-char_size())); 194 __ Addu(a0, current_input_offset(), 209 __ Addu(backtrack_stackpointer(), 231 __ Addu(t0, t0, a1); 234 __ Addu(t5, a1, current_input_offset()); 246 __ Addu(a0, a0, Operand(end_of_input_address())); 247 __ Addu(a2, end_of_input_address(), Operand(current_input_offset())) [all...] |
/external/v8/src/builtins/mips/ |
builtins-mips.cc | 40 __ Addu(a0, a0, num_extra_args + 1); 234 __ Addu(a0, a0, Operand(1)); 516 __ Addu(at, a2, Operand(Code::kHeaderSize - kHeapObjectTag)); 541 __ Addu(at, v0, Operand(Code::kHeaderSize - kHeapObjectTag)); 620 __ Addu(a2, fp, Operand(StandardFrameConstants::kCallerSPOffset)); 639 __ Addu(t4, t4, Operand(-2)); 709 __ Addu(sp, sp, kPointerSize); 736 __ Addu(a3, fp, Operand(StandardFrameConstants::kCallerSPOffset)); [all...] |
/external/v8/src/mips/ |
deoptimizer-mips.cc | 151 __ Addu(t0, sp, Operand(kSavedRegistersAreaSize + (1 * kPointerSize))); 207 __ Addu(sp, sp, Operand(kSavedRegistersAreaSize + (1 * kPointerSize))); 212 __ Addu(a2, a2, sp); 217 __ Addu(a3, a1, Operand(FrameDescription::frame_content_offset())); 258 __ Addu(t2, a2, Operand(a3)); 264 __ Addu(t0, t0, Operand(kPointerSize));
|
code-stubs-mips.cc | 28 __ Addu(t9, sp, t9); 32 __ Addu(a0, a0, Operand(3)); 159 __ Addu(scratch, result_reg, Operand(kShiftBase + HeapNumber::kMantissaBits)); [all...] |
macro-assembler-mips.cc | 103 Addu(fp, sp, Operand(kPointerSize)); 126 Addu(fp, sp, Operand(offset)); 146 Addu(sp, sp, Operand(num_unsaved * kPointerSize)); 218 Addu(dst, object, Operand(offset - kHeapObjectTag)); 286 Addu(dst, object, Operand(HeapObject::kMapOffset - kHeapObjectTag)); 411 Addu(scratch, js_function, Operand(offset - kHeapObjectTag)); 427 Addu(dst, js_function, Operand(offset - kHeapObjectTag)); 476 Addu(scratch, scratch, kPointerSize); 535 addu(reg0, reg0, scratch); 546 void MacroAssembler::Addu(Register rd, Register rs, const Operand& rt) [all...] |
macro-assembler-mips.h | 609 DEFINE_INSTRUCTION(Addu); 691 Addu(sp, sp, Operand(-kPointerSize)); 752 Addu(sp, sp, Operand(kPointerSize)); 761 Addu(sp, sp, 2 * kPointerSize); 769 Addu(sp, sp, 3 * kPointerSize); 773 Addu(sp, sp, Operand(count * kPointerSize)); [all...] |
codegen-mips.cc | 88 __ addu(a1, a1, a3); 90 __ addu(a0, a0, a3); 93 __ addu(a1, a1, a3); 95 __ addu(a0, a0, a3); 105 __ addu(a3, a0, a3); // Now a3 is the final dst after loop. 113 __ addu(t0, a0, a2); // t0 is the "past the end" address. 216 __ addu(a3, a0, a3); 227 __ addu(a3, a0, a2); 252 __ addu(a1, a1, a3); 254 __ addu(a0, a0, a3) [all...] |
/art/compiler/utils/mips/ |
assembler_mips_test.cc | 196 __ Addu(mips::ZERO, mips::ZERO, mips::ZERO); 201 __ Addu(mips::ZERO, mips::ZERO, mips::ZERO); 209 RepeatInsn(kAdduCount1, "addu $zero, $zero, $zero\n") + 211 RepeatInsn(kAdduCount2, "addu $zero, $zero, $zero\n") + 225 __ Addu(mips::ZERO, mips::ZERO, mips::ZERO); 230 __ Addu(mips::ZERO, mips::ZERO, mips::ZERO); 238 RepeatInsn(kAdduCount1, "addu $zero, $zero, $zero\n") + 240 RepeatInsn(kAdduCount2, "addu $zero, $zero, $zero\n") + 258 TEST_F(AssemblerMIPSTest, Addu) { 259 DriverStr(RepeatRRR(&mips::MipsAssembler::Addu, "addu ${reg1}, ${reg2}, ${reg3}"), "Addu") [all...] |
assembler_mips32r6_test.cc | 270 __ Addu(mips::ZERO, mips::ZERO, mips::ZERO); 275 __ Addu(mips::ZERO, mips::ZERO, mips::ZERO); 283 RepeatInsn(kAdduCount1, "addu $zero, $zero, $zero\n") + 285 RepeatInsn(kAdduCount2, "addu $zero, $zero, $zero\n") + [all...] |
assembler_mips.cc | 530 void MipsAssembler::Addu(Register rd, Register rs, Register rt) { 777 Addu(dst, src_base, src_idx); 782 Addu(dst, src_base, tmp); [all...] |
assembler_mips.h | 217 void Addu(Register rd, Register rs, Register rt); [all...] |
/art/compiler/utils/mips64/ |
assembler_mips64_test.cc | 267 __ Addu(mips64::ZERO, mips64::ZERO, mips64::ZERO); 272 __ Addu(mips64::ZERO, mips64::ZERO, mips64::ZERO); 280 RepeatInsn(kAdduCount1, "addu $zero, $zero, $zero\n") + 282 RepeatInsn(kAdduCount2, "addu $zero, $zero, $zero\n") + 296 __ Addu(mips64::ZERO, mips64::ZERO, mips64::ZERO); 301 __ Addu(mips64::ZERO, mips64::ZERO, mips64::ZERO); 309 RepeatInsn(kAdduCount1, "addu $zero, $zero, $zero\n") + 311 RepeatInsn(kAdduCount2, "addu $zero, $zero, $zero\n") + 685 __ Addu(mips64::ZERO, mips64::ZERO, mips64::ZERO); 691 __ Addu(mips64::ZERO, mips64::ZERO, mips64::ZERO) [all...] |
/external/v8/src/crankshaft/mips/ |
lithium-codegen-mips.cc | 170 __ Addu(a0, sp, Operand(slots * kPointerSize)); 379 __ Addu(entry_offset, entry_offset, [all...] |
/art/compiler/optimizing/ |
intrinsics_mips.cc | 461 __ Addu(out, AT, TMP); 556 __ Addu(out, out, TMP); 653 __ Addu(TMP, out, TMP); 655 __ Addu(out, out, TMP); 690 __ Addu(tmp_lo, out_lo, tmp_lo); 695 __ Addu(tmp_hi, out_hi, tmp_hi); 705 __ Addu(TMP, tmp_hi, tmp_lo); 710 __ Addu(out, out, TMP); 835 __ Addu(out_hi, out_hi, TMP); [all...] |
code_generator_mips.cc | [all...] |
code_generator_vector_mips.cc | 882 __ Addu(AT, base, index_reg); [all...] |
code_generator_mips64.cc | [all...] |
intrinsics_mips64.cc | 429 __ Addu(TMP, out, TMP); 431 __ Addu(out, out, TMP); [all...] |
/external/v8/src/compiler/mips/ |
code-generator-mips.cc | 256 __ Addu(scratch1_, object_, index_); 384 __ addu(kScratchReg, i.InputRegister(2), offset); \ 402 __ addu(kScratchReg, i.InputRegister(2), offset); \ 422 __ addu(kScratchReg, i.InputRegister(3), offset); \ 443 __ addu(kScratchReg, i.InputRegister(3), offset); \ 593 masm->Addu(sp, sp, -stack_slot_delta * kPointerSize); 769 __ Addu(at, object, index); 780 __ Addu(i.OutputRegister(), offset.from_stack_pointer() ? sp : fp, [all...] |
/external/v8/src/full-codegen/mips/ |
full-codegen-mips.cc | 149 __ Addu(t0, t0, Operand(Smi::FromInt(1))); 453 __ Addu(sp, sp, Operand(sp_delta)); [all...] |
/external/swiftshader/third_party/subzero/src/ |
IceInstMIPS32.h | 195 Addu, [all...] |
/external/v8/src/mips64/ |
macro-assembler-mips64.cc | 553 addu(reg0, reg0, scratch); 564 void MacroAssembler::Addu(Register rd, Register rs, const Operand& rt) { 566 addu(rd, rs, rt.rm()); 574 addu(rd, rs, at); 1160 Addu(rd, rt, tmp); [all...] |
macro-assembler-mips64.h | 634 DEFINE_INSTRUCTION(Addu); [all...] |
code-stubs-mips64.cc | 157 __ Addu(scratch, result_reg, Operand(kShiftBase + HeapNumber::kMantissaBits)); [all...] |
/external/v8/src/ic/mips/ |
handler-compiler-mips.cc | 129 __ Addu(sp, sp, Operand(2 * kPointerSize));
|