HomeSort by relevance Sort by last modified time
    Searched refs:CACHE_WRITEBACK_GRANULE (Results 1 - 25 of 33) sorted by null

1 2

  /device/linaro/bootloader/arm-trusted-firmware/bl32/sp_min/
sp_min.ld.S 137 . = ALIGN(CACHE_WRITEBACK_GRANULE);
140 . = ALIGN(CACHE_WRITEBACK_GRANULE);
158 . = ALIGN(CACHE_WRITEBACK_GRANULE);
161 . = ALIGN(CACHE_WRITEBACK_GRANULE);
  /device/linaro/bootloader/arm-trusted-firmware/include/lib/el3_runtime/
cpu_data.h 10 #include <platform_def.h> /* CACHE_WRITEBACK_GRANULE required */
39 CACHE_WRITEBACK_GRANULE - 1) / \
40 CACHE_WRITEBACK_GRANULE) * \
41 CACHE_WRITEBACK_GRANULE)
99 } __aligned(CACHE_WRITEBACK_GRANULE) cpu_data_t;
  /device/linaro/bootloader/arm-trusted-firmware/plat/common/aarch32/
platform_up_stack.S 47 PLATFORM_STACK_SIZE, 1, CACHE_WRITEBACK_GRANULE
  /device/linaro/bootloader/arm-trusted-firmware/bl31/
bl31.ld.S 166 . = ALIGN(CACHE_WRITEBACK_GRANULE);
169 . = ALIGN(CACHE_WRITEBACK_GRANULE);
187 . = ALIGN(CACHE_WRITEBACK_GRANULE);
190 . = ALIGN(CACHE_WRITEBACK_GRANULE);
  /device/linaro/bootloader/arm-trusted-firmware/plat/common/aarch64/
platform_up_stack.S 78 PLATFORM_STACK_SIZE, 1, CACHE_WRITEBACK_GRANULE
platform_mp_stack.S 173 CACHE_WRITEBACK_GRANULE
  /device/linaro/bootloader/arm-trusted-firmware/plat/nvidia/tegra/include/
platform_def.h 66 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/mediatek/mt6795/
bl31.ld.S 113 . = ALIGN(CACHE_WRITEBACK_GRANULE);
116 . = ALIGN(CACHE_WRITEBACK_GRANULE);
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/include/
platform_def.h 85 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/socionext/uniphier/include/
platform_def.h 16 #define CACHE_WRITEBACK_GRANULE (1 << (CACHE_WRITEBACK_SHIFT))
  /device/linaro/bootloader/arm-trusted-firmware/bl32/tsp/
tsp_private.h 26 #include <platform_def.h> /* For CACHE_WRITEBACK_GRANULE */
47 } __aligned(CACHE_WRITEBACK_GRANULE) work_statistics_t;
51 } __aligned(CACHE_WRITEBACK_GRANULE) tsp_args_t;
  /device/linaro/bootloader/arm-trusted-firmware/plat/hisilicon/hikey960/include/
platform_def.h 147 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/mediatek/mt8173/include/
platform_def.h 114 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/include/
platform_def.h 102 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/include/
platform_def.h 102 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/socionext/uniphier/
uniphier_bl2_setup.c 18 static meminfo_t uniphier_bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
  /device/linaro/bootloader/arm-trusted-firmware/plat/xilinx/zynqmp/include/
platform_def.h 85 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/bl1/
bl1_main.c 117 assert(CACHE_WRITEBACK_GRANULE == SIZE_FROM_LOG2_WORDS(val));
119 assert(CACHE_WRITEBACK_GRANULE <= MAX_CACHE_LINE_SIZE);
  /device/linaro/bootloader/arm-trusted-firmware/plat/arm/common/aarch64/
arm_helpers.S 162 PLATFORM_STACK_SIZE, 1, CACHE_WRITEBACK_GRANULE
  /device/linaro/bootloader/arm-trusted-firmware/plat/hisilicon/hikey/include/
platform_def.h 188 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/hisilicon/poplar/include/
platform_def.h 63 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/include/lib/pmf/
pmf_helpers.h 51 __aligned(CACHE_WRITEBACK_GRANULE) \
  /device/linaro/bootloader/arm-trusted-firmware/lib/locks/bakery/
bakery_lock_normal.c 44 CASSERT((PLAT_PERCPU_BAKERY_LOCK_SIZE & (CACHE_WRITEBACK_GRANULE - 1)) == 0, \
  /device/linaro/bootloader/arm-trusted-firmware/plat/hisilicon/poplar/
bl2_plat_setup.c 37 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
  /device/linaro/bootloader/arm-trusted-firmware/plat/qemu/include/
platform_def.h 58 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)

Completed in 979 milliseconds

1 2