/external/swiftshader/third_party/LLVM/include/llvm/Target/ |
TargetOpcodes.h | 47 /// defined by an IMPLICIT_DEF, because it is commonly used to implement 51 /// IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef. 52 IMPLICIT_DEF = 8,
|
/external/llvm/lib/CodeGen/ |
PatchableFunction.cpp | 46 case TargetOpcode::IMPLICIT_DEF:
|
ProcessImplicitDefs.cpp | 26 /// Process IMPLICIT_DEF instructions and make sure there is one implicit_def 27 /// for each use. Add isUndef marker to implicit_def defs and their uses. 89 DEBUG(dbgs() << "Converting to IMPLICIT_DEF: " << *UserMI); 90 UserMI->setDesc(TII->get(TargetOpcode::IMPLICIT_DEF)); 119 // If we found the using MI, we can erase the IMPLICIT_DEF. 127 // Leave the physreg IMPLICIT_DEF, but trim any extra operands. 133 /// processImplicitDefs - Process IMPLICIT_DEF instructions and turn them into
|
MachineSSAUpdater.cpp | 109 /// InsertNewDef - Insert an empty PHI or IMPLICIT_DEF instruction which define 149 // Insert an implicit_def to represent an undef value. 150 MachineInstr *NewDef = InsertNewDef(TargetOpcode::IMPLICIT_DEF, 282 /// GetUndefVal - Create an IMPLICIT_DEF instruction with a new register. 286 // Insert an implicit_def to represent an undef value. 287 MachineInstr *NewDef = InsertNewDef(TargetOpcode::IMPLICIT_DEF,
|
PHIElimination.cpp | 98 // Defs of PHI sources which are implicit_def. 157 // Remove dead IMPLICIT_DEF instructions. 211 /// are implicit_def's. 247 // If all sources of a PHI node are implicit_def, just emit an 248 // implicit_def instead of a copy. 250 TII->get(TargetOpcode::IMPLICIT_DEF), DestReg); 388 // Insert an IMPLICIT_DEF instruction. 390 TII->get(TargetOpcode::IMPLICIT_DEF),
|
/external/llvm/lib/Target/WebAssembly/ |
WebAssemblyPrepareForLiveIntervals.cpp | 17 /// virtual register uses have definitions (IMPLICIT_DEF definitions if 99 // BranchFolding and perhaps other passes don't preserve IMPLICIT_DEF 118 TII.get(WebAssembly::IMPLICIT_DEF), Reg);
|
/external/llvm/lib/Target/AMDGPU/ |
SILowerI1Copies.cpp | 84 if (MI.getOpcode() == AMDGPU::IMPLICIT_DEF) {
|
R600EmitClauseMarkers.cpp | 96 case AMDGPU::IMPLICIT_DEF:
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/ |
MachineSSAUpdater.cpp | 108 /// InsertNewDef - Insert an empty PHI or IMPLICIT_DEF instruction which define 148 // Insert an implicit_def to represent an undef value. 149 MachineInstr *NewDef = InsertNewDef(TargetOpcode::IMPLICIT_DEF, 298 /// GetUndefVal - Create an IMPLICIT_DEF instruction with a new register. 302 // Insert an implicit_def to represent an undef value. 303 MachineInstr *NewDef = InsertNewDef(TargetOpcode::IMPLICIT_DEF,
|
ProcessImplicitDefs.cpp | 76 /// processImplicitDefs - Process IMPLICIT_DEF instructions and make sure 77 /// there is one implicit_def for each use. Add isUndef marker to 78 /// implicit_def defs and their uses. 150 // Use is a copy, just turn it into an implicit_def. 153 MI->setDesc(TII->get(TargetOpcode::IMPLICIT_DEF)); 186 // Backtrack to process this new implicit_def. 198 // Any outstanding liveout implicit_def's? 204 // Delete all "local" implicit_def's. That include those which define 212 // is not an implicit_def, do not insert implicit_def's before th [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
ResourcePriorityQueue.cpp | 267 case TargetOpcode::IMPLICIT_DEF: 307 case TargetOpcode::IMPLICIT_DEF: 553 if (N->getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
InstrEmitter.cpp | 191 assert(Node->getMachineOpcode() != TargetOpcode::IMPLICIT_DEF && 192 "IMPLICIT_DEF should have been handled as a special case elsewhere!"); 249 Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) { 250 // Add an IMPLICIT_DEF instruction before every use. 252 // IMPLICIT_DEF can produce any type of result so its MCInstrDesc 259 TII->get(TargetOpcode::IMPLICIT_DEF), VReg); 681 if (Opc == TargetOpcode::IMPLICIT_DEF) 682 // We want a unique VR for each IMPLICIT_DEF use. [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
PPCCodeEmitter.cpp | 124 case TargetOpcode::IMPLICIT_DEF:
|
/external/llvm/include/llvm/CodeGen/ |
MachineInstr.h | 798 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; } [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonMachineScheduler.cpp | 57 case TargetOpcode::IMPLICIT_DEF: 109 case TargetOpcode::IMPLICIT_DEF:
|
/prebuilts/clang/host/darwin-x86/clang-4053586/prebuilt_include/llvm/include/llvm/CodeGen/ |
MachineInstr.h | 788 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; } [all...] |
/prebuilts/clang/host/darwin-x86/clang-4393122/include/llvm/CodeGen/ |
MachineInstr.h | 794 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; } [all...] |
/prebuilts/clang/host/darwin-x86/clang-4479392/include/llvm/CodeGen/ |
MachineInstr.h | 794 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; } [all...] |
/prebuilts/clang/host/darwin-x86/clang-4579689/include/llvm/CodeGen/ |
MachineInstr.h | 811 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; [all...] |
/prebuilts/clang/host/darwin-x86/clang-4630689/include/llvm/CodeGen/ |
MachineInstr.h | 811 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; [all...] |
/prebuilts/clang/host/darwin-x86/clang-4639204/include/llvm/CodeGen/ |
MachineInstr.h | 811 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; [all...] |
/prebuilts/clang/host/darwin-x86/clang-4691093/include/llvm/CodeGen/ |
MachineInstr.h | 811 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; [all...] |
/prebuilts/clang/host/linux-x86/clang-4053586/prebuilt_include/llvm/include/llvm/CodeGen/ |
MachineInstr.h | 788 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; } [all...] |
/prebuilts/clang/host/linux-x86/clang-4393122/include/llvm/CodeGen/ |
MachineInstr.h | 794 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; } [all...] |
/prebuilts/clang/host/linux-x86/clang-4479392/include/llvm/CodeGen/ |
MachineInstr.h | 794 bool isImplicitDef() const { return getOpcode()==TargetOpcode::IMPLICIT_DEF; } [all...] |