/toolchain/binutils/binutils-2.27/include/opcode/ |
metag.h | 563 enum insn_type enum 587 enum insn_type insn_type; member in struct:__anon4872 806 meta_mask, insn_type, encoding, args) \ 808 insn_type, encoding, args }, \ 810 insn_type, encoding, args }, \ 812 meta_mask, insn_type, encoding, args }, \ 814 meta_mask, insn_type, encoding, args }, \ 816 meta_mask, insn_type, encoding, args }, \ 818 meta_mask, insn_type, encoding, args }, [all...] |
spu.h | 84 spu_iformat insn_type; member in struct:spu_opcode
|
/toolchain/binutils/binutils-2.27/gas/config/ |
xtensa-istack.h | 42 enum itype_enum insn_type; member in struct:tinsn_struct
|
tc-cris.c | 94 enum cris_insn_kind insn_type; member in struct:cris_instruction [all...] |
tc-xtensa.c | [all...] |
tc-metag.c | 159 enum insn_type type; 488 if (template->insn_type == INSN_FPU && dest_regs[0]->unit != UNIT_FX) 1505 unsigned int is_fpu = template->insn_type == INSN_FPU; [all...] |
tc-ia64.c | 6517 enum ia64_insn_type type[3], insn_type; local [all...] |
/toolchain/binutils/binutils-2.27/opcodes/ |
spu-dis.c | 65 && op_index->insn_type == RRR) 69 && (op_index->insn_type == RI18 || op_index->insn_type == LBT)) 73 && op_index->insn_type == RI10) 77 && (op_index->insn_type == RI16)) 81 && (op_index->insn_type == RI8))
|
arc-dis.c | 480 else if (info->insn_type == dis_dref) 503 if (info->insn_type == dis_jsr) 504 info->insn_type = dis_condjsr; 505 else if (info->insn_type == dis_branch) 506 info->insn_type = dis_condbranch; 840 info->insn_type = dis_nonbranch; 858 info->insn_type = dis_noninsn; 874 info->insn_type = dis_condjsr; 876 info->insn_type = dis_jsr; 881 info->insn_type = dis_condbranch [all...] |
cris-dis.c | 729 /* Print out an insn with its operands, and update the info->insn_type 792 info->insn_type = dis_jsr; 795 info->insn_type = dis_branch; 971 || info->insn_type == dis_branch 972 || info->insn_type == dis_jsr)) 992 if (info->insn_type != dis_nonbranch) 998 info->insn_type = dis_dref; [all...] |
mmix-dis.c | 293 info->insn_type = dis_nonbranch; 297 info->insn_type = dis_branch; 301 info->insn_type = dis_condbranch; 305 info->insn_type = dis_dref; 310 info->insn_type = dis_dref; 315 info->insn_type = dis_dref; 320 info->insn_type = dis_dref; 325 info->insn_type = dis_jsr;
|
mips-dis.c | [all...] |
sparc-dis.c | 538 info->insn_type = dis_nonbranch; /* Assume non branch insn. */ 1051 info->insn_type = dis_dref; 1062 info->insn_type = dis_branch; 1064 info->insn_type = dis_condbranch; 1066 info->insn_type = dis_jsr; 1075 info->insn_type = dis_noninsn; /* Mark as non-valid instruction. */
|
microblaze-dis.c | 420 enum microblaze_instr_type *insn_type, 436 *insn_type = op->instr_type;
|
nios2-dis.c | 942 info->insn_type = dis_nonbranch; 970 info->insn_type = dis_noninsn;
|
visium-dis.c | 782 info->insn_type = dis_nonbranch;
|
metag-dis.c | 889 unsigned int is_fpu = template->insn_type == INSN_FPU; [all...] |
aarch64-dis.c | [all...] |
/art/runtime/verifier/ |
method_verifier.h | 547 void VerifyPrimitivePut(const RegType& target_type, const RegType& insn_type, 554 void VerifyAGet(const Instruction* inst, const RegType& insn_type, 558 void VerifyAPut(const Instruction* inst, const RegType& insn_type, 574 void VerifyISFieldAccess(const Instruction* inst, const RegType& insn_type, [all...] |
method_verifier.cc | 4502 << " incompatible with aget of type " << insn_type; local [all...] |
/toolchain/binutils/binutils-2.27/bfd/ |
elf32-nds32.c | 6866 int insn_type = 0; local 7043 int insn_type; local 7081 int insn_type; local [all...] |
/toolchain/binutils/binutils-2.27/include/ |
dis-asm.h | 207 enum dis_insn_type insn_type; /* Type of instruction */ member in struct:disassemble_info
|
/external/google-breakpad/src/third_party/libdisasm/swig/ |
libdisasm.i | 36 %rename(insn_type) x86_insn_type;
|