/external/fio/crc/ |
sha3.c | 90 static void fio_sha3_init(struct fio_sha3_ctx *sctx, unsigned int digest_sz) 92 memset(sctx->st, 0, sizeof(sctx->st)); 93 sctx->md_len = digest_sz; 94 sctx->rsiz = 200 - 2 * digest_sz; 95 sctx->rsizw = sctx->rsiz / 8; 96 sctx->partial = 0; 97 memset(sctx->buf, 0, sizeof(sctx->buf)) [all...] |
sha3.h | 33 void fio_sha3_224_init(struct fio_sha3_ctx *sctx); 34 void fio_sha3_256_init(struct fio_sha3_ctx *sctx); 35 void fio_sha3_384_init(struct fio_sha3_ctx *sctx); 36 void fio_sha3_512_init(struct fio_sha3_ctx *sctx); 38 int fio_sha3_update(struct fio_sha3_ctx *sctx, const uint8_t *data, 40 void fio_sha3_final(struct fio_sha3_ctx *sctx);
|
sha512.c | 149 void fio_sha512_init(struct fio_sha512_ctx *sctx) 151 sctx->state[0] = H0; 152 sctx->state[1] = H1; 153 sctx->state[2] = H2; 154 sctx->state[3] = H3; 155 sctx->state[4] = H4; 156 sctx->state[5] = H5; 157 sctx->state[6] = H6; 158 sctx->state[7] = H7; 159 sctx->count[0] = sctx->count[1] = sctx->count[2] = sctx->count[3] = 0 [all...] |
/external/mesa3d/src/gallium/drivers/radeonsi/ |
si_state_draw.c | 93 static void si_emit_derived_tess_state(struct si_context *sctx, 97 struct radeon_winsys_cs *cs = sctx->b.gfx.cs; 98 struct si_shader_ctx_state *ls = &sctx->vs_shader; 99 /* The TES pointer will only be used for sctx->last_tcs. 102 sctx->tcs_shader.cso ? sctx->tcs_shader.cso : sctx->tes_shader.cso; 103 unsigned tes_sh_base = sctx->shader_userdata.sh_base[PIPE_SHADER_TESS_EVAL]; 113 if (sctx->last_ls == ls->current && 114 sctx->last_tcs == tcs & 1002 struct si_context *sctx = (struct si_context *)ctx; local [all...] |
si_cp_dma.c | 51 static void si_emit_cp_dma(struct si_context *sctx, uint64_t dst_va, 55 struct radeon_winsys_cs *cs = sctx->b.gfx.cs; 79 if (sctx->b.chip_class >= CIK) { 109 static unsigned get_flush_flags(struct si_context *sctx, enum r600_coherency coher) 118 (sctx->b.chip_class == SI ? SI_CONTEXT_INV_GLOBAL_L2 : 0); 125 static unsigned get_tc_l2_flag(struct si_context *sctx, enum r600_coherency coher) 128 sctx->b.chip_class >= CIK ? CP_DMA_USE_L2 : 0; 131 static void si_cp_dma_prepare(struct si_context *sctx, struct pipe_resource *dst, 144 r600_context_add_resource_size(&sctx->b.b, dst); 146 r600_context_add_resource_size(&sctx->b.b, src) 186 struct si_context *sctx = (struct si_context*)ctx; local [all...] |
si_descriptors.c | 136 static bool si_ce_upload(struct si_context *sctx, unsigned ce_offset, unsigned size, 140 u_suballocator_alloc(sctx->ce_suballocator, size, 64, out_offset, 147 radeon_emit(sctx->ce_ib, PKT3(PKT3_DUMP_CONST_RAM, 3, 0)); 148 radeon_emit(sctx->ce_ib, ce_offset); 149 radeon_emit(sctx->ce_ib, size / 4); 150 radeon_emit(sctx->ce_ib, va); 151 radeon_emit(sctx->ce_ib, va >> 32); 153 radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx, *out_buf, 156 sctx->ce_need_synchronization = true 518 struct si_context *sctx = (struct si_context *)ctx; local 816 struct si_context *sctx = (struct si_context *)ctx; local 1153 struct si_context *sctx = (struct si_context *)ctx; local 1194 struct si_context *sctx = (struct si_context *)ctx; local 1271 struct si_context *sctx = (struct si_context *)ctx; local 1364 struct si_context *sctx = (struct si_context *)ctx; local 1493 struct si_context *sctx = (struct si_context *)ctx; local 1560 struct si_context *sctx = (struct si_context*)ctx; local [all...] |
si_state_shaders.c | 855 static unsigned si_get_alpha_test_func(struct si_context *sctx) 858 if (sctx->queued.named.dsa) 859 return sctx->queued.named.dsa->alpha_func; 864 static void si_shader_selector_key_hw_vs(struct si_context *sctx, 868 struct si_shader_selector *ps = sctx->ps_shader.cso; 871 sctx->queued.named.rasterizer->clip_plane_enable == 0 && 883 si_get_alpha_test_func(sctx) != PIPE_FUNC_ALWAYS; 885 unsigned ps_colormask = sctx->framebuffer.colorbuf_enabled_4bit & 886 sctx->queued.named.blend->cb_target_mask; 890 ps_disabled = sctx->queued.named.rasterizer->rasterizer_discard | 921 struct si_context *sctx = (struct si_context *)ctx; local 1251 struct si_context *sctx = (struct si_context *)ctx; local 1459 struct si_context *sctx = (struct si_context*)ctx; local 1659 struct si_context *sctx = (struct si_context *)ctx; local 1674 struct si_context *sctx = (struct si_context *)ctx; local 1694 struct si_context *sctx = (struct si_context *)ctx; local 1711 struct si_context *sctx = (struct si_context *)ctx; local 1733 struct si_context *sctx = (struct si_context *)ctx; local 1790 struct si_context *sctx = (struct si_context *)ctx; local [all...] |
si_debug.c | 153 static void si_dump_mmapped_reg(struct si_context *sctx, FILE *f, 156 struct radeon_winsys *ws = sctx->b.ws; 163 static void si_dump_debug_registers(struct si_context *sctx, FILE *f) 165 if (sctx->screen->b.info.drm_major == 2 && 166 sctx->screen->b.info.drm_minor < 42) 170 si_dump_mmapped_reg(sctx, f, R_008010_GRBM_STATUS); 173 if (sctx->screen->b.info.drm_major < 3 || 174 sctx->screen->b.info.drm_minor < 1) { 179 si_dump_mmapped_reg(sctx, f, R_008008_GRBM_STATUS2); 180 si_dump_mmapped_reg(sctx, f, R_008014_GRBM_STATUS_SE0) 474 struct si_context *sctx = (struct si_context*)ctx; local 616 struct si_context *sctx = (struct si_context *)ctx; local [all...] |
si_pipe.c | 43 struct si_context *sctx = (struct si_context *)context; local 52 si_release_all_descriptors(sctx); 54 if (sctx->ce_suballocator) 55 u_suballocator_destroy(sctx->ce_suballocator); 57 pipe_resource_reference(&sctx->esgs_ring, NULL); 58 pipe_resource_reference(&sctx->gsvs_ring, NULL); 59 pipe_resource_reference(&sctx->tf_ring, NULL); 60 pipe_resource_reference(&sctx->tess_offchip_ring, NULL); 61 pipe_resource_reference(&sctx->null_const_buf.buffer, NULL); 62 r600_resource_reference(&sctx->border_color_buffer, NULL) 103 struct si_context *sctx = (struct si_context *)ctx; local 119 struct si_context *sctx = (struct si_context *)ctx; local 144 struct si_context *sctx = CALLOC_STRUCT(si_context); local [all...] |
si_state.h | 186 /* Indices into sctx->descriptors, laid out so that gfx and compute pipelines 263 #define si_pm4_state_changed(sctx, member) \ 264 ((sctx)->queued.named.member != (sctx)->emitted.named.member) 266 #define si_pm4_bind_state(sctx, member, value) \ 268 (sctx)->queued.named.member = (value); \ 271 #define si_pm4_delete_state(sctx, member, value) \ 273 if ((sctx)->queued.named.member == (value)) { \ 274 (sctx)->queued.named.member = NULL; \ 276 si_pm4_free_state(sctx, (struct si_pm4_state *)(value), [all...] |
si_compute.c | 96 struct si_context *sctx = (struct si_context *)ctx; local 131 if (si_shader_create(sscreen, sctx->tm, &program->shader, 132 &sctx->b.debug)) { 172 si_shader_dump(sctx->screen, &program->shader, &sctx->b.debug, 174 if (si_shader_binary_upload(sctx->screen, &program->shader) < 0) { 186 struct si_context *sctx = (struct si_context*)ctx; local 187 sctx->cs_shader_state.program = (struct si_compute*)state; 196 struct si_context *sctx = (struct si_context*)ctx; local 197 struct si_compute *program = sctx->cs_shader_state.program 683 struct si_context *sctx = (struct si_context*)ctx; local 777 struct si_context *sctx = (struct si_context*)ctx; local [all...] |
si_blit.c | 53 struct si_context *sctx = (struct si_context *)ctx; local 55 util_blitter_save_vertex_buffer_slot(sctx->blitter, sctx->vertex_buffer); 56 util_blitter_save_vertex_elements(sctx->blitter, sctx->vertex_elements); 57 util_blitter_save_vertex_shader(sctx->blitter, sctx->vs_shader.cso); 58 util_blitter_save_tessctrl_shader(sctx->blitter, sctx->tcs_shader.cso); 59 util_blitter_save_tesseval_shader(sctx->blitter, sctx->tes_shader.cso) 93 struct si_context *sctx = (struct si_context *)ctx; local 414 struct si_context *sctx = (struct si_context *)ctx; local 668 struct si_context *sctx = (struct si_context *)ctx; local 771 struct si_context *sctx = (struct si_context *)ctx; local 789 struct si_context *sctx = (struct si_context *)ctx; local 807 struct si_context *sctx = (struct si_context *)ctx; local 843 struct si_context *sctx = (struct si_context *)ctx; local 974 struct si_context *sctx = (struct si_context*)ctx; local 1111 struct si_context *sctx = (struct si_context*)ctx; local 1166 struct si_context *sctx = (struct si_context*)ctx; local 1235 struct si_context *sctx = (struct si_context*)ctx; local [all...] |
si_state.c | 40 si_init_external_atom(struct si_context *sctx, struct r600_atom *atom, 43 atom->id = list_elem - sctx->atoms.array + 1; 48 void si_init_atom(struct si_context *sctx, struct r600_atom *atom, 53 atom->id = list_elem - sctx->atoms.array + 1; /* index+1 in the atom array */ 93 static void si_emit_cb_render_state(struct si_context *sctx, struct r600_atom *atom) 95 struct radeon_winsys_cs *cs = sctx->b.gfx.cs; 96 struct si_state_blend *blend = sctx->queued.named.blend; 99 uint32_t cb_target_mask = sctx->framebuffer.colorbuf_enabled_4bit; 112 sctx->ps_shader.cso && 113 (sctx->ps_shader.cso->info.colors_written & 0x3) != 0x3 407 struct si_context *sctx = (struct si_context*)ctx; local 593 struct si_context *sctx = (struct si_context *)ctx; local 601 struct si_context *sctx = (struct si_context *)ctx; local 608 struct si_context *sctx = (struct si_context *)ctx; local 632 struct si_context *sctx = (struct si_context *)ctx; local 898 struct si_context *sctx = (struct si_context *)ctx; local 926 struct si_context *sctx = (struct si_context *)ctx; local 956 struct si_context *sctx = (struct si_context *)ctx; local 1058 struct si_context *sctx = (struct si_context *)ctx; local 1076 struct si_context *sctx = (struct si_context *)ctx; local 1091 struct si_context *sctx = (struct si_context*)ctx; local 1111 struct si_context *sctx = (struct si_context*)ctx; local 1118 struct si_context *sctx = (struct si_context*)ctx; local 2350 struct si_context *sctx = (struct si_context *)ctx; local 2729 struct si_context *sctx = (struct si_context *)ctx; local 3032 struct si_context *sctx = (struct si_context*)ctx; local 3211 struct si_context *sctx = (struct si_context *)ctx; local 3303 struct si_context *sctx = (struct si_context *)ctx; local 3443 struct si_context *sctx = (struct si_context *)ctx; local 3453 struct si_context *sctx = (struct si_context *)ctx; local 3464 struct si_context *sctx = (struct si_context *)ctx; local 3494 struct si_context *sctx = (struct si_context *)ctx; local 3517 struct si_context *sctx = (struct si_context *)ctx; local 3538 struct si_context *sctx = (struct si_context *)ctx; local 3548 struct si_context *sctx = (struct si_context *)ctx; local [all...] |
si_pipe.h | 360 void cik_init_sdma_functions(struct si_context *sctx); 363 void si_init_blit_functions(struct si_context *sctx); 364 void si_decompress_graphics_textures(struct si_context *sctx); 365 void si_decompress_compute_textures(struct si_context *sctx); 386 void si_copy_buffer(struct si_context *sctx, 390 void cik_prefetch_TC_L2_async(struct si_context *sctx, struct pipe_resource *buf, 392 void si_init_cp_dma_functions(struct si_context *sctx); 395 void si_init_debug_functions(struct si_context *sctx); 401 void si_init_dma_functions(struct si_context *sctx); 410 void si_init_compute_functions(struct si_context *sctx); [all...] |
si_pm4.c | 121 void si_pm4_free_state(struct si_context *sctx, 128 if (idx != ~0 && sctx->emitted.array[idx] == state) { 129 sctx->emitted.array[idx] = NULL; 135 void si_pm4_emit(struct si_context *sctx, struct si_pm4_state *state) 137 struct radeon_winsys_cs *cs = sctx->b.gfx.cs; 140 radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx, state->bo[i], 149 radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx, ib, 160 void si_pm4_emit_dirty(struct si_context *sctx) [all...] |
si_pm4.h | 71 void si_pm4_upload_indirect_buffer(struct si_context *sctx, 76 void si_pm4_free_state(struct si_context *sctx, 80 void si_pm4_emit(struct si_context *sctx, struct si_pm4_state *state); 81 void si_pm4_emit_dirty(struct si_context *sctx); 82 void si_pm4_reset_emitted(struct si_context *sctx);
|
cik_sdma.c | 78 struct si_context *sctx = (struct si_context *)ctx; local 79 struct radeon_winsys_cs *cs = sctx->b.dma.cs; 97 r600_need_dma_space(&sctx->b, ncopy * 5, rdst, NULL); 118 static unsigned encode_tile_info(struct si_context *sctx, 122 struct radeon_info *info = &sctx->screen->b.info; 140 static bool cik_sdma_copy_texture(struct si_context *sctx, 148 struct radeon_info *info = &sctx->screen->b.info; 192 if (!r600_prepare_for_dma_blit(&sctx->b, rdst, dst_level, dstx, dsty, 219 (sctx->b.chip_class != CIK || 224 ((sctx->b.family != CHIP_BONAIRE & 527 struct si_context *sctx = (struct si_context *)ctx; local [all...] |
si_dma.c | 87 struct si_context *sctx = (struct si_context *)ctx; local 88 struct radeon_winsys_cs *cs = sctx->b.dma.cs; 106 r600_need_dma_space(&sctx->b, ncopy * 4, rdst, NULL); 228 struct si_context *sctx = (struct si_context *)ctx; local 236 if (sctx->b.dma.cs == NULL) { 241 si_dma_copy_buffer(sctx, dst, src, dst_x, src_box->x, src_box->width); 261 !r600_prepare_for_dma_blit(&sctx->b, rdst, dst_level, dstx, dsty, 309 si_dma_copy_buffer(sctx, dst, src, dst_offset, src_offset, 312 si_dma_copy_tile(sctx, dst, dst_level, dst_x, dst_y, dst_z, 324 void si_init_dma_functions(struct si_context *sctx) [all...] |
/external/mesa3d/src/gallium/drivers/r600/sb/ |
sb_public.h | 38 void r600_sb_context_destroy(void *sctx);
|
sb_core.cpp | 50 sb_context *sctx = new sb_context(); local 52 if (sctx->init(rctx->isa, translate_chip(rctx->b.family), 54 delete sctx; 55 sctx = NULL; 70 return sctx; 73 void r600_sb_context_destroy(void * sctx) { 74 if (sctx) { 75 sb_context *ctx = static_cast<sb_context*>(sctx);
|
/build/soong/java/ |
support_libraries.go | 31 sctx := ctx.SingletonContext() 32 sctx.VisitAllModules(func(module android.Module) { 33 dir := sctx.ModuleDir(module) 46 name := sctx.ModuleName(module) 57 sctx.ModuleErrorf(module, "unknown module type %t", module)
|
/external/ipsec-tools/src/racoon/ |
proposal.c | 320 if (*pp1->sctx.ctx_str && !(*pp2->sctx.ctx_str)) { 325 if (!(*pp1->sctx.ctx_str) && *pp2->sctx.ctx_str) { 331 if (*pp1->sctx.ctx_str && *pp2->sctx.ctx_str) { 332 if (pp1->sctx.ctx_doi == pp2->sctx.ctx_doi) 333 newpp->sctx.ctx_doi = pp1->sctx.ctx_doi [all...] |
/external/syslinux/gpxe/src/core/ |
vsprintf.c | 282 struct sputc_context * sctx = local 285 if ( ctx->len < sctx->max_len ) 286 sctx->buf[ctx->len] = c; 303 struct sputc_context sctx; local 308 sctx.ctx.handler = printf_sputc; 309 sctx.buf = buf; 310 sctx.max_len = size; 311 len = vcprintf ( &sctx.ctx, fmt, args );
|
/system/sepolicy/tests/ |
treble_sepolicy_tests.py | 57 sctx = alldomains[d] 59 print "\tcoredomain="+str(sctx.coredomain) 60 print "\tappdomain="+str(sctx.appdomain) 61 print "\tfromSystem="+str(sctx.fromSystem) 62 print "\tfromVendor="+str(sctx.fromVendor) 63 print "\tattributes="+str(sctx.attributes) 64 print "\tentrypoints="+str(sctx.entrypoints) 66 if sctx.entrypointpaths is not None: 67 for path in sctx.entrypointpaths: 138 if not x.sctx in alldomains [all...] |
/system/security/keystore/ |
permissions.cpp | 122 char* sctx = NULL; local 130 if (getpidcon(spid, &sctx) != 0) { 138 bool allowed = selinux_check_access(sctx, tctx, selinux_class, str_perm, 140 freecon(sctx);
|