Home | History | Annotate | Download | only in fipsmodule
      1 @ Copyright 2007-2016 The OpenSSL Project Authors. All Rights Reserved.
      2 @
      3 @ Licensed under the OpenSSL license (the "License").  You may not use
      4 @ this file except in compliance with the License.  You can obtain a copy
      5 @ in the file LICENSE in the source distribution or at
      6 @ https://www.openssl.org/source/license.html
      7 
      8 
      9 @ ====================================================================
     10 @ Written by Andy Polyakov <appro@openssl.org> for the OpenSSL
     11 @ project. The module is, however, dual licensed under OpenSSL and
     12 @ CRYPTOGAMS licenses depending on where you obtain it. For further
     13 @ details see http://www.openssl.org/~appro/cryptogams/.
     14 @ ====================================================================
     15 
     16 @ AES for ARMv4
     17 
     18 @ January 2007.
     19 @
     20 @ Code uses single 1K S-box and is >2 times faster than code generated
     21 @ by gcc-3.4.1. This is thanks to unique feature of ARMv4 ISA, which
     22 @ allows to merge logical or arithmetic operation with shift or rotate
     23 @ in one instruction and emit combined result every cycle. The module
     24 @ is endian-neutral. The performance is ~42 cycles/byte for 128-bit
     25 @ key [on single-issue Xscale PXA250 core].
     26 
     27 @ May 2007.
     28 @
     29 @ AES_set_[en|de]crypt_key is added.
     30 
     31 @ July 2010.
     32 @
     33 @ Rescheduling for dual-issue pipeline resulted in 12% improvement on
     34 @ Cortex A8 core and ~25 cycles per byte processed with 128-bit key.
     35 
     36 @ February 2011.
     37 @
     38 @ Profiler-assisted and platform-specific optimization resulted in 16%
     39 @ improvement on Cortex A8 core and ~21.5 cycles per byte.
     40 
     41 #ifndef __KERNEL__
     42 # include <openssl/arm_arch.h>
     43 #else
     44 # define __ARM_ARCH__ __LINUX_ARM_ARCH__
     45 #endif
     46 
     47 @ Silence ARMv8 deprecated IT instruction warnings. This file is used by both
     48 @ ARMv7 and ARMv8 processors and does not use ARMv8 instructions. (ARMv8 AES
     49 @ instructions are in aesv8-armx.pl.)
     50 
     51 
     52 .text
     53 #if defined(__thumb2__) && !defined(__APPLE__)
     54 .syntax	unified
     55 .thumb
     56 #else
     57 .code	32
     58 #undef __thumb2__
     59 #endif
     60 
     61 
     62 .align	5
     63 AES_Te:
     64 .word	0xc66363a5, 0xf87c7c84, 0xee777799, 0xf67b7b8d
     65 .word	0xfff2f20d, 0xd66b6bbd, 0xde6f6fb1, 0x91c5c554
     66 .word	0x60303050, 0x02010103, 0xce6767a9, 0x562b2b7d
     67 .word	0xe7fefe19, 0xb5d7d762, 0x4dababe6, 0xec76769a
     68 .word	0x8fcaca45, 0x1f82829d, 0x89c9c940, 0xfa7d7d87
     69 .word	0xeffafa15, 0xb25959eb, 0x8e4747c9, 0xfbf0f00b
     70 .word	0x41adadec, 0xb3d4d467, 0x5fa2a2fd, 0x45afafea
     71 .word	0x239c9cbf, 0x53a4a4f7, 0xe4727296, 0x9bc0c05b
     72 .word	0x75b7b7c2, 0xe1fdfd1c, 0x3d9393ae, 0x4c26266a
     73 .word	0x6c36365a, 0x7e3f3f41, 0xf5f7f702, 0x83cccc4f
     74 .word	0x6834345c, 0x51a5a5f4, 0xd1e5e534, 0xf9f1f108
     75 .word	0xe2717193, 0xabd8d873, 0x62313153, 0x2a15153f
     76 .word	0x0804040c, 0x95c7c752, 0x46232365, 0x9dc3c35e
     77 .word	0x30181828, 0x379696a1, 0x0a05050f, 0x2f9a9ab5
     78 .word	0x0e070709, 0x24121236, 0x1b80809b, 0xdfe2e23d
     79 .word	0xcdebeb26, 0x4e272769, 0x7fb2b2cd, 0xea75759f
     80 .word	0x1209091b, 0x1d83839e, 0x582c2c74, 0x341a1a2e
     81 .word	0x361b1b2d, 0xdc6e6eb2, 0xb45a5aee, 0x5ba0a0fb
     82 .word	0xa45252f6, 0x763b3b4d, 0xb7d6d661, 0x7db3b3ce
     83 .word	0x5229297b, 0xdde3e33e, 0x5e2f2f71, 0x13848497
     84 .word	0xa65353f5, 0xb9d1d168, 0x00000000, 0xc1eded2c
     85 .word	0x40202060, 0xe3fcfc1f, 0x79b1b1c8, 0xb65b5bed
     86 .word	0xd46a6abe, 0x8dcbcb46, 0x67bebed9, 0x7239394b
     87 .word	0x944a4ade, 0x984c4cd4, 0xb05858e8, 0x85cfcf4a
     88 .word	0xbbd0d06b, 0xc5efef2a, 0x4faaaae5, 0xedfbfb16
     89 .word	0x864343c5, 0x9a4d4dd7, 0x66333355, 0x11858594
     90 .word	0x8a4545cf, 0xe9f9f910, 0x04020206, 0xfe7f7f81
     91 .word	0xa05050f0, 0x783c3c44, 0x259f9fba, 0x4ba8a8e3
     92 .word	0xa25151f3, 0x5da3a3fe, 0x804040c0, 0x058f8f8a
     93 .word	0x3f9292ad, 0x219d9dbc, 0x70383848, 0xf1f5f504
     94 .word	0x63bcbcdf, 0x77b6b6c1, 0xafdada75, 0x42212163
     95 .word	0x20101030, 0xe5ffff1a, 0xfdf3f30e, 0xbfd2d26d
     96 .word	0x81cdcd4c, 0x180c0c14, 0x26131335, 0xc3ecec2f
     97 .word	0xbe5f5fe1, 0x359797a2, 0x884444cc, 0x2e171739
     98 .word	0x93c4c457, 0x55a7a7f2, 0xfc7e7e82, 0x7a3d3d47
     99 .word	0xc86464ac, 0xba5d5de7, 0x3219192b, 0xe6737395
    100 .word	0xc06060a0, 0x19818198, 0x9e4f4fd1, 0xa3dcdc7f
    101 .word	0x44222266, 0x542a2a7e, 0x3b9090ab, 0x0b888883
    102 .word	0x8c4646ca, 0xc7eeee29, 0x6bb8b8d3, 0x2814143c
    103 .word	0xa7dede79, 0xbc5e5ee2, 0x160b0b1d, 0xaddbdb76
    104 .word	0xdbe0e03b, 0x64323256, 0x743a3a4e, 0x140a0a1e
    105 .word	0x924949db, 0x0c06060a, 0x4824246c, 0xb85c5ce4
    106 .word	0x9fc2c25d, 0xbdd3d36e, 0x43acacef, 0xc46262a6
    107 .word	0x399191a8, 0x319595a4, 0xd3e4e437, 0xf279798b
    108 .word	0xd5e7e732, 0x8bc8c843, 0x6e373759, 0xda6d6db7
    109 .word	0x018d8d8c, 0xb1d5d564, 0x9c4e4ed2, 0x49a9a9e0
    110 .word	0xd86c6cb4, 0xac5656fa, 0xf3f4f407, 0xcfeaea25
    111 .word	0xca6565af, 0xf47a7a8e, 0x47aeaee9, 0x10080818
    112 .word	0x6fbabad5, 0xf0787888, 0x4a25256f, 0x5c2e2e72
    113 .word	0x381c1c24, 0x57a6a6f1, 0x73b4b4c7, 0x97c6c651
    114 .word	0xcbe8e823, 0xa1dddd7c, 0xe874749c, 0x3e1f1f21
    115 .word	0x964b4bdd, 0x61bdbddc, 0x0d8b8b86, 0x0f8a8a85
    116 .word	0xe0707090, 0x7c3e3e42, 0x71b5b5c4, 0xcc6666aa
    117 .word	0x904848d8, 0x06030305, 0xf7f6f601, 0x1c0e0e12
    118 .word	0xc26161a3, 0x6a35355f, 0xae5757f9, 0x69b9b9d0
    119 .word	0x17868691, 0x99c1c158, 0x3a1d1d27, 0x279e9eb9
    120 .word	0xd9e1e138, 0xebf8f813, 0x2b9898b3, 0x22111133
    121 .word	0xd26969bb, 0xa9d9d970, 0x078e8e89, 0x339494a7
    122 .word	0x2d9b9bb6, 0x3c1e1e22, 0x15878792, 0xc9e9e920
    123 .word	0x87cece49, 0xaa5555ff, 0x50282878, 0xa5dfdf7a
    124 .word	0x038c8c8f, 0x59a1a1f8, 0x09898980, 0x1a0d0d17
    125 .word	0x65bfbfda, 0xd7e6e631, 0x844242c6, 0xd06868b8
    126 .word	0x824141c3, 0x299999b0, 0x5a2d2d77, 0x1e0f0f11
    127 .word	0x7bb0b0cb, 0xa85454fc, 0x6dbbbbd6, 0x2c16163a
    128 @ Te4[256]
    129 .byte	0x63, 0x7c, 0x77, 0x7b, 0xf2, 0x6b, 0x6f, 0xc5
    130 .byte	0x30, 0x01, 0x67, 0x2b, 0xfe, 0xd7, 0xab, 0x76
    131 .byte	0xca, 0x82, 0xc9, 0x7d, 0xfa, 0x59, 0x47, 0xf0
    132 .byte	0xad, 0xd4, 0xa2, 0xaf, 0x9c, 0xa4, 0x72, 0xc0
    133 .byte	0xb7, 0xfd, 0x93, 0x26, 0x36, 0x3f, 0xf7, 0xcc
    134 .byte	0x34, 0xa5, 0xe5, 0xf1, 0x71, 0xd8, 0x31, 0x15
    135 .byte	0x04, 0xc7, 0x23, 0xc3, 0x18, 0x96, 0x05, 0x9a
    136 .byte	0x07, 0x12, 0x80, 0xe2, 0xeb, 0x27, 0xb2, 0x75
    137 .byte	0x09, 0x83, 0x2c, 0x1a, 0x1b, 0x6e, 0x5a, 0xa0
    138 .byte	0x52, 0x3b, 0xd6, 0xb3, 0x29, 0xe3, 0x2f, 0x84
    139 .byte	0x53, 0xd1, 0x00, 0xed, 0x20, 0xfc, 0xb1, 0x5b
    140 .byte	0x6a, 0xcb, 0xbe, 0x39, 0x4a, 0x4c, 0x58, 0xcf
    141 .byte	0xd0, 0xef, 0xaa, 0xfb, 0x43, 0x4d, 0x33, 0x85
    142 .byte	0x45, 0xf9, 0x02, 0x7f, 0x50, 0x3c, 0x9f, 0xa8
    143 .byte	0x51, 0xa3, 0x40, 0x8f, 0x92, 0x9d, 0x38, 0xf5
    144 .byte	0xbc, 0xb6, 0xda, 0x21, 0x10, 0xff, 0xf3, 0xd2
    145 .byte	0xcd, 0x0c, 0x13, 0xec, 0x5f, 0x97, 0x44, 0x17
    146 .byte	0xc4, 0xa7, 0x7e, 0x3d, 0x64, 0x5d, 0x19, 0x73
    147 .byte	0x60, 0x81, 0x4f, 0xdc, 0x22, 0x2a, 0x90, 0x88
    148 .byte	0x46, 0xee, 0xb8, 0x14, 0xde, 0x5e, 0x0b, 0xdb
    149 .byte	0xe0, 0x32, 0x3a, 0x0a, 0x49, 0x06, 0x24, 0x5c
    150 .byte	0xc2, 0xd3, 0xac, 0x62, 0x91, 0x95, 0xe4, 0x79
    151 .byte	0xe7, 0xc8, 0x37, 0x6d, 0x8d, 0xd5, 0x4e, 0xa9
    152 .byte	0x6c, 0x56, 0xf4, 0xea, 0x65, 0x7a, 0xae, 0x08
    153 .byte	0xba, 0x78, 0x25, 0x2e, 0x1c, 0xa6, 0xb4, 0xc6
    154 .byte	0xe8, 0xdd, 0x74, 0x1f, 0x4b, 0xbd, 0x8b, 0x8a
    155 .byte	0x70, 0x3e, 0xb5, 0x66, 0x48, 0x03, 0xf6, 0x0e
    156 .byte	0x61, 0x35, 0x57, 0xb9, 0x86, 0xc1, 0x1d, 0x9e
    157 .byte	0xe1, 0xf8, 0x98, 0x11, 0x69, 0xd9, 0x8e, 0x94
    158 .byte	0x9b, 0x1e, 0x87, 0xe9, 0xce, 0x55, 0x28, 0xdf
    159 .byte	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68
    160 .byte	0x41, 0x99, 0x2d, 0x0f, 0xb0, 0x54, 0xbb, 0x16
    161 @ rcon[]
    162 .word	0x01000000, 0x02000000, 0x04000000, 0x08000000
    163 .word	0x10000000, 0x20000000, 0x40000000, 0x80000000
    164 .word	0x1B000000, 0x36000000, 0, 0, 0, 0, 0, 0
    165 
    166 
    167 @ void asm_AES_encrypt(const unsigned char *in, unsigned char *out,
    168 @ 		       const AES_KEY *key) {
    169 .globl	_asm_AES_encrypt
    170 .private_extern	_asm_AES_encrypt
    171 #ifdef __thumb2__
    172 .thumb_func	_asm_AES_encrypt
    173 #endif
    174 .align	5
    175 _asm_AES_encrypt:
    176 #ifndef	__thumb2__
    177 	sub	r3,pc,#8		@ _asm_AES_encrypt
    178 #else
    179 	adr	r3,.
    180 #endif
    181 	stmdb	sp!,{r1,r4-r12,lr}
    182 #ifdef	__APPLE__
    183 	adr	r10,AES_Te
    184 #else
    185 	sub	r10,r3,#_asm_AES_encrypt-AES_Te	@ Te
    186 #endif
    187 	mov	r12,r0		@ inp
    188 	mov	r11,r2
    189 #if __ARM_ARCH__<7
    190 	ldrb	r0,[r12,#3]	@ load input data in endian-neutral
    191 	ldrb	r4,[r12,#2]	@ manner...
    192 	ldrb	r5,[r12,#1]
    193 	ldrb	r6,[r12,#0]
    194 	orr	r0,r0,r4,lsl#8
    195 	ldrb	r1,[r12,#7]
    196 	orr	r0,r0,r5,lsl#16
    197 	ldrb	r4,[r12,#6]
    198 	orr	r0,r0,r6,lsl#24
    199 	ldrb	r5,[r12,#5]
    200 	ldrb	r6,[r12,#4]
    201 	orr	r1,r1,r4,lsl#8
    202 	ldrb	r2,[r12,#11]
    203 	orr	r1,r1,r5,lsl#16
    204 	ldrb	r4,[r12,#10]
    205 	orr	r1,r1,r6,lsl#24
    206 	ldrb	r5,[r12,#9]
    207 	ldrb	r6,[r12,#8]
    208 	orr	r2,r2,r4,lsl#8
    209 	ldrb	r3,[r12,#15]
    210 	orr	r2,r2,r5,lsl#16
    211 	ldrb	r4,[r12,#14]
    212 	orr	r2,r2,r6,lsl#24
    213 	ldrb	r5,[r12,#13]
    214 	ldrb	r6,[r12,#12]
    215 	orr	r3,r3,r4,lsl#8
    216 	orr	r3,r3,r5,lsl#16
    217 	orr	r3,r3,r6,lsl#24
    218 #else
    219 	ldr	r0,[r12,#0]
    220 	ldr	r1,[r12,#4]
    221 	ldr	r2,[r12,#8]
    222 	ldr	r3,[r12,#12]
    223 #ifdef __ARMEL__
    224 	rev	r0,r0
    225 	rev	r1,r1
    226 	rev	r2,r2
    227 	rev	r3,r3
    228 #endif
    229 #endif
    230 	bl	_armv4_AES_encrypt
    231 
    232 	ldr	r12,[sp],#4		@ pop out
    233 #if __ARM_ARCH__>=7
    234 #ifdef __ARMEL__
    235 	rev	r0,r0
    236 	rev	r1,r1
    237 	rev	r2,r2
    238 	rev	r3,r3
    239 #endif
    240 	str	r0,[r12,#0]
    241 	str	r1,[r12,#4]
    242 	str	r2,[r12,#8]
    243 	str	r3,[r12,#12]
    244 #else
    245 	mov	r4,r0,lsr#24		@ write output in endian-neutral
    246 	mov	r5,r0,lsr#16		@ manner...
    247 	mov	r6,r0,lsr#8
    248 	strb	r4,[r12,#0]
    249 	strb	r5,[r12,#1]
    250 	mov	r4,r1,lsr#24
    251 	strb	r6,[r12,#2]
    252 	mov	r5,r1,lsr#16
    253 	strb	r0,[r12,#3]
    254 	mov	r6,r1,lsr#8
    255 	strb	r4,[r12,#4]
    256 	strb	r5,[r12,#5]
    257 	mov	r4,r2,lsr#24
    258 	strb	r6,[r12,#6]
    259 	mov	r5,r2,lsr#16
    260 	strb	r1,[r12,#7]
    261 	mov	r6,r2,lsr#8
    262 	strb	r4,[r12,#8]
    263 	strb	r5,[r12,#9]
    264 	mov	r4,r3,lsr#24
    265 	strb	r6,[r12,#10]
    266 	mov	r5,r3,lsr#16
    267 	strb	r2,[r12,#11]
    268 	mov	r6,r3,lsr#8
    269 	strb	r4,[r12,#12]
    270 	strb	r5,[r12,#13]
    271 	strb	r6,[r12,#14]
    272 	strb	r3,[r12,#15]
    273 #endif
    274 #if __ARM_ARCH__>=5
    275 	ldmia	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,pc}
    276 #else
    277 	ldmia	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
    278 	tst	lr,#1
    279 	moveq	pc,lr			@ be binary compatible with V4, yet
    280 .word	0xe12fff1e			@ interoperable with Thumb ISA:-)
    281 #endif
    282 
    283 
    284 #ifdef __thumb2__
    285 .thumb_func	_armv4_AES_encrypt
    286 #endif
    287 .align	2
    288 _armv4_AES_encrypt:
    289 	str	lr,[sp,#-4]!		@ push lr
    290 	ldmia	r11!,{r4,r5,r6,r7}
    291 	eor	r0,r0,r4
    292 	ldr	r12,[r11,#240-16]
    293 	eor	r1,r1,r5
    294 	eor	r2,r2,r6
    295 	eor	r3,r3,r7
    296 	sub	r12,r12,#1
    297 	mov	lr,#255
    298 
    299 	and	r7,lr,r0
    300 	and	r8,lr,r0,lsr#8
    301 	and	r9,lr,r0,lsr#16
    302 	mov	r0,r0,lsr#24
    303 Lenc_loop:
    304 	ldr	r4,[r10,r7,lsl#2]	@ Te3[s0>>0]
    305 	and	r7,lr,r1,lsr#16	@ i0
    306 	ldr	r5,[r10,r8,lsl#2]	@ Te2[s0>>8]
    307 	and	r8,lr,r1
    308 	ldr	r6,[r10,r9,lsl#2]	@ Te1[s0>>16]
    309 	and	r9,lr,r1,lsr#8
    310 	ldr	r0,[r10,r0,lsl#2]	@ Te0[s0>>24]
    311 	mov	r1,r1,lsr#24
    312 
    313 	ldr	r7,[r10,r7,lsl#2]	@ Te1[s1>>16]
    314 	ldr	r8,[r10,r8,lsl#2]	@ Te3[s1>>0]
    315 	ldr	r9,[r10,r9,lsl#2]	@ Te2[s1>>8]
    316 	eor	r0,r0,r7,ror#8
    317 	ldr	r1,[r10,r1,lsl#2]	@ Te0[s1>>24]
    318 	and	r7,lr,r2,lsr#8	@ i0
    319 	eor	r5,r5,r8,ror#8
    320 	and	r8,lr,r2,lsr#16	@ i1
    321 	eor	r6,r6,r9,ror#8
    322 	and	r9,lr,r2
    323 	ldr	r7,[r10,r7,lsl#2]	@ Te2[s2>>8]
    324 	eor	r1,r1,r4,ror#24
    325 	ldr	r8,[r10,r8,lsl#2]	@ Te1[s2>>16]
    326 	mov	r2,r2,lsr#24
    327 
    328 	ldr	r9,[r10,r9,lsl#2]	@ Te3[s2>>0]
    329 	eor	r0,r0,r7,ror#16
    330 	ldr	r2,[r10,r2,lsl#2]	@ Te0[s2>>24]
    331 	and	r7,lr,r3		@ i0
    332 	eor	r1,r1,r8,ror#8
    333 	and	r8,lr,r3,lsr#8	@ i1
    334 	eor	r6,r6,r9,ror#16
    335 	and	r9,lr,r3,lsr#16	@ i2
    336 	ldr	r7,[r10,r7,lsl#2]	@ Te3[s3>>0]
    337 	eor	r2,r2,r5,ror#16
    338 	ldr	r8,[r10,r8,lsl#2]	@ Te2[s3>>8]
    339 	mov	r3,r3,lsr#24
    340 
    341 	ldr	r9,[r10,r9,lsl#2]	@ Te1[s3>>16]
    342 	eor	r0,r0,r7,ror#24
    343 	ldr	r7,[r11],#16
    344 	eor	r1,r1,r8,ror#16
    345 	ldr	r3,[r10,r3,lsl#2]	@ Te0[s3>>24]
    346 	eor	r2,r2,r9,ror#8
    347 	ldr	r4,[r11,#-12]
    348 	eor	r3,r3,r6,ror#8
    349 
    350 	ldr	r5,[r11,#-8]
    351 	eor	r0,r0,r7
    352 	ldr	r6,[r11,#-4]
    353 	and	r7,lr,r0
    354 	eor	r1,r1,r4
    355 	and	r8,lr,r0,lsr#8
    356 	eor	r2,r2,r5
    357 	and	r9,lr,r0,lsr#16
    358 	eor	r3,r3,r6
    359 	mov	r0,r0,lsr#24
    360 
    361 	subs	r12,r12,#1
    362 	bne	Lenc_loop
    363 
    364 	add	r10,r10,#2
    365 
    366 	ldrb	r4,[r10,r7,lsl#2]	@ Te4[s0>>0]
    367 	and	r7,lr,r1,lsr#16	@ i0
    368 	ldrb	r5,[r10,r8,lsl#2]	@ Te4[s0>>8]
    369 	and	r8,lr,r1
    370 	ldrb	r6,[r10,r9,lsl#2]	@ Te4[s0>>16]
    371 	and	r9,lr,r1,lsr#8
    372 	ldrb	r0,[r10,r0,lsl#2]	@ Te4[s0>>24]
    373 	mov	r1,r1,lsr#24
    374 
    375 	ldrb	r7,[r10,r7,lsl#2]	@ Te4[s1>>16]
    376 	ldrb	r8,[r10,r8,lsl#2]	@ Te4[s1>>0]
    377 	ldrb	r9,[r10,r9,lsl#2]	@ Te4[s1>>8]
    378 	eor	r0,r7,r0,lsl#8
    379 	ldrb	r1,[r10,r1,lsl#2]	@ Te4[s1>>24]
    380 	and	r7,lr,r2,lsr#8	@ i0
    381 	eor	r5,r8,r5,lsl#8
    382 	and	r8,lr,r2,lsr#16	@ i1
    383 	eor	r6,r9,r6,lsl#8
    384 	and	r9,lr,r2
    385 	ldrb	r7,[r10,r7,lsl#2]	@ Te4[s2>>8]
    386 	eor	r1,r4,r1,lsl#24
    387 	ldrb	r8,[r10,r8,lsl#2]	@ Te4[s2>>16]
    388 	mov	r2,r2,lsr#24
    389 
    390 	ldrb	r9,[r10,r9,lsl#2]	@ Te4[s2>>0]
    391 	eor	r0,r7,r0,lsl#8
    392 	ldrb	r2,[r10,r2,lsl#2]	@ Te4[s2>>24]
    393 	and	r7,lr,r3		@ i0
    394 	eor	r1,r1,r8,lsl#16
    395 	and	r8,lr,r3,lsr#8	@ i1
    396 	eor	r6,r9,r6,lsl#8
    397 	and	r9,lr,r3,lsr#16	@ i2
    398 	ldrb	r7,[r10,r7,lsl#2]	@ Te4[s3>>0]
    399 	eor	r2,r5,r2,lsl#24
    400 	ldrb	r8,[r10,r8,lsl#2]	@ Te4[s3>>8]
    401 	mov	r3,r3,lsr#24
    402 
    403 	ldrb	r9,[r10,r9,lsl#2]	@ Te4[s3>>16]
    404 	eor	r0,r7,r0,lsl#8
    405 	ldr	r7,[r11,#0]
    406 	ldrb	r3,[r10,r3,lsl#2]	@ Te4[s3>>24]
    407 	eor	r1,r1,r8,lsl#8
    408 	ldr	r4,[r11,#4]
    409 	eor	r2,r2,r9,lsl#16
    410 	ldr	r5,[r11,#8]
    411 	eor	r3,r6,r3,lsl#24
    412 	ldr	r6,[r11,#12]
    413 
    414 	eor	r0,r0,r7
    415 	eor	r1,r1,r4
    416 	eor	r2,r2,r5
    417 	eor	r3,r3,r6
    418 
    419 	sub	r10,r10,#2
    420 	ldr	pc,[sp],#4		@ pop and return
    421 
    422 
    423 .globl	_asm_AES_set_encrypt_key
    424 .private_extern	_asm_AES_set_encrypt_key
    425 #ifdef __thumb2__
    426 .thumb_func	_asm_AES_set_encrypt_key
    427 #endif
    428 .align	5
    429 _asm_AES_set_encrypt_key:
    430 _armv4_AES_set_encrypt_key:
    431 #ifndef	__thumb2__
    432 	sub	r3,pc,#8		@ _asm_AES_set_encrypt_key
    433 #else
    434 	adr	r3,.
    435 #endif
    436 	teq	r0,#0
    437 #ifdef	__thumb2__
    438 	itt	eq			@ Thumb2 thing, sanity check in ARM
    439 #endif
    440 	moveq	r0,#-1
    441 	beq	Labrt
    442 	teq	r2,#0
    443 #ifdef	__thumb2__
    444 	itt	eq			@ Thumb2 thing, sanity check in ARM
    445 #endif
    446 	moveq	r0,#-1
    447 	beq	Labrt
    448 
    449 	teq	r1,#128
    450 	beq	Lok
    451 	teq	r1,#192
    452 	beq	Lok
    453 	teq	r1,#256
    454 #ifdef	__thumb2__
    455 	itt	ne			@ Thumb2 thing, sanity check in ARM
    456 #endif
    457 	movne	r0,#-1
    458 	bne	Labrt
    459 
    460 Lok:	stmdb	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
    461 	mov	r12,r0		@ inp
    462 	mov	lr,r1			@ bits
    463 	mov	r11,r2			@ key
    464 
    465 #ifdef	__APPLE__
    466 	adr	r10,AES_Te+1024				@ Te4
    467 #else
    468 	sub	r10,r3,#_armv4_AES_set_encrypt_key-AES_Te-1024	@ Te4
    469 #endif
    470 
    471 #if __ARM_ARCH__<7
    472 	ldrb	r0,[r12,#3]	@ load input data in endian-neutral
    473 	ldrb	r4,[r12,#2]	@ manner...
    474 	ldrb	r5,[r12,#1]
    475 	ldrb	r6,[r12,#0]
    476 	orr	r0,r0,r4,lsl#8
    477 	ldrb	r1,[r12,#7]
    478 	orr	r0,r0,r5,lsl#16
    479 	ldrb	r4,[r12,#6]
    480 	orr	r0,r0,r6,lsl#24
    481 	ldrb	r5,[r12,#5]
    482 	ldrb	r6,[r12,#4]
    483 	orr	r1,r1,r4,lsl#8
    484 	ldrb	r2,[r12,#11]
    485 	orr	r1,r1,r5,lsl#16
    486 	ldrb	r4,[r12,#10]
    487 	orr	r1,r1,r6,lsl#24
    488 	ldrb	r5,[r12,#9]
    489 	ldrb	r6,[r12,#8]
    490 	orr	r2,r2,r4,lsl#8
    491 	ldrb	r3,[r12,#15]
    492 	orr	r2,r2,r5,lsl#16
    493 	ldrb	r4,[r12,#14]
    494 	orr	r2,r2,r6,lsl#24
    495 	ldrb	r5,[r12,#13]
    496 	ldrb	r6,[r12,#12]
    497 	orr	r3,r3,r4,lsl#8
    498 	str	r0,[r11],#16
    499 	orr	r3,r3,r5,lsl#16
    500 	str	r1,[r11,#-12]
    501 	orr	r3,r3,r6,lsl#24
    502 	str	r2,[r11,#-8]
    503 	str	r3,[r11,#-4]
    504 #else
    505 	ldr	r0,[r12,#0]
    506 	ldr	r1,[r12,#4]
    507 	ldr	r2,[r12,#8]
    508 	ldr	r3,[r12,#12]
    509 #ifdef __ARMEL__
    510 	rev	r0,r0
    511 	rev	r1,r1
    512 	rev	r2,r2
    513 	rev	r3,r3
    514 #endif
    515 	str	r0,[r11],#16
    516 	str	r1,[r11,#-12]
    517 	str	r2,[r11,#-8]
    518 	str	r3,[r11,#-4]
    519 #endif
    520 
    521 	teq	lr,#128
    522 	bne	Lnot128
    523 	mov	r12,#10
    524 	str	r12,[r11,#240-16]
    525 	add	r6,r10,#256			@ rcon
    526 	mov	lr,#255
    527 
    528 L128_loop:
    529 	and	r5,lr,r3,lsr#24
    530 	and	r7,lr,r3,lsr#16
    531 	ldrb	r5,[r10,r5]
    532 	and	r8,lr,r3,lsr#8
    533 	ldrb	r7,[r10,r7]
    534 	and	r9,lr,r3
    535 	ldrb	r8,[r10,r8]
    536 	orr	r5,r5,r7,lsl#24
    537 	ldrb	r9,[r10,r9]
    538 	orr	r5,r5,r8,lsl#16
    539 	ldr	r4,[r6],#4			@ rcon[i++]
    540 	orr	r5,r5,r9,lsl#8
    541 	eor	r5,r5,r4
    542 	eor	r0,r0,r5			@ rk[4]=rk[0]^...
    543 	eor	r1,r1,r0			@ rk[5]=rk[1]^rk[4]
    544 	str	r0,[r11],#16
    545 	eor	r2,r2,r1			@ rk[6]=rk[2]^rk[5]
    546 	str	r1,[r11,#-12]
    547 	eor	r3,r3,r2			@ rk[7]=rk[3]^rk[6]
    548 	str	r2,[r11,#-8]
    549 	subs	r12,r12,#1
    550 	str	r3,[r11,#-4]
    551 	bne	L128_loop
    552 	sub	r2,r11,#176
    553 	b	Ldone
    554 
    555 Lnot128:
    556 #if __ARM_ARCH__<7
    557 	ldrb	r8,[r12,#19]
    558 	ldrb	r4,[r12,#18]
    559 	ldrb	r5,[r12,#17]
    560 	ldrb	r6,[r12,#16]
    561 	orr	r8,r8,r4,lsl#8
    562 	ldrb	r9,[r12,#23]
    563 	orr	r8,r8,r5,lsl#16
    564 	ldrb	r4,[r12,#22]
    565 	orr	r8,r8,r6,lsl#24
    566 	ldrb	r5,[r12,#21]
    567 	ldrb	r6,[r12,#20]
    568 	orr	r9,r9,r4,lsl#8
    569 	orr	r9,r9,r5,lsl#16
    570 	str	r8,[r11],#8
    571 	orr	r9,r9,r6,lsl#24
    572 	str	r9,[r11,#-4]
    573 #else
    574 	ldr	r8,[r12,#16]
    575 	ldr	r9,[r12,#20]
    576 #ifdef __ARMEL__
    577 	rev	r8,r8
    578 	rev	r9,r9
    579 #endif
    580 	str	r8,[r11],#8
    581 	str	r9,[r11,#-4]
    582 #endif
    583 
    584 	teq	lr,#192
    585 	bne	Lnot192
    586 	mov	r12,#12
    587 	str	r12,[r11,#240-24]
    588 	add	r6,r10,#256			@ rcon
    589 	mov	lr,#255
    590 	mov	r12,#8
    591 
    592 L192_loop:
    593 	and	r5,lr,r9,lsr#24
    594 	and	r7,lr,r9,lsr#16
    595 	ldrb	r5,[r10,r5]
    596 	and	r8,lr,r9,lsr#8
    597 	ldrb	r7,[r10,r7]
    598 	and	r9,lr,r9
    599 	ldrb	r8,[r10,r8]
    600 	orr	r5,r5,r7,lsl#24
    601 	ldrb	r9,[r10,r9]
    602 	orr	r5,r5,r8,lsl#16
    603 	ldr	r4,[r6],#4			@ rcon[i++]
    604 	orr	r5,r5,r9,lsl#8
    605 	eor	r9,r5,r4
    606 	eor	r0,r0,r9			@ rk[6]=rk[0]^...
    607 	eor	r1,r1,r0			@ rk[7]=rk[1]^rk[6]
    608 	str	r0,[r11],#24
    609 	eor	r2,r2,r1			@ rk[8]=rk[2]^rk[7]
    610 	str	r1,[r11,#-20]
    611 	eor	r3,r3,r2			@ rk[9]=rk[3]^rk[8]
    612 	str	r2,[r11,#-16]
    613 	subs	r12,r12,#1
    614 	str	r3,[r11,#-12]
    615 #ifdef	__thumb2__
    616 	itt	eq				@ Thumb2 thing, sanity check in ARM
    617 #endif
    618 	subeq	r2,r11,#216
    619 	beq	Ldone
    620 
    621 	ldr	r7,[r11,#-32]
    622 	ldr	r8,[r11,#-28]
    623 	eor	r7,r7,r3			@ rk[10]=rk[4]^rk[9]
    624 	eor	r9,r8,r7			@ rk[11]=rk[5]^rk[10]
    625 	str	r7,[r11,#-8]
    626 	str	r9,[r11,#-4]
    627 	b	L192_loop
    628 
    629 Lnot192:
    630 #if __ARM_ARCH__<7
    631 	ldrb	r8,[r12,#27]
    632 	ldrb	r4,[r12,#26]
    633 	ldrb	r5,[r12,#25]
    634 	ldrb	r6,[r12,#24]
    635 	orr	r8,r8,r4,lsl#8
    636 	ldrb	r9,[r12,#31]
    637 	orr	r8,r8,r5,lsl#16
    638 	ldrb	r4,[r12,#30]
    639 	orr	r8,r8,r6,lsl#24
    640 	ldrb	r5,[r12,#29]
    641 	ldrb	r6,[r12,#28]
    642 	orr	r9,r9,r4,lsl#8
    643 	orr	r9,r9,r5,lsl#16
    644 	str	r8,[r11],#8
    645 	orr	r9,r9,r6,lsl#24
    646 	str	r9,[r11,#-4]
    647 #else
    648 	ldr	r8,[r12,#24]
    649 	ldr	r9,[r12,#28]
    650 #ifdef __ARMEL__
    651 	rev	r8,r8
    652 	rev	r9,r9
    653 #endif
    654 	str	r8,[r11],#8
    655 	str	r9,[r11,#-4]
    656 #endif
    657 
    658 	mov	r12,#14
    659 	str	r12,[r11,#240-32]
    660 	add	r6,r10,#256			@ rcon
    661 	mov	lr,#255
    662 	mov	r12,#7
    663 
    664 L256_loop:
    665 	and	r5,lr,r9,lsr#24
    666 	and	r7,lr,r9,lsr#16
    667 	ldrb	r5,[r10,r5]
    668 	and	r8,lr,r9,lsr#8
    669 	ldrb	r7,[r10,r7]
    670 	and	r9,lr,r9
    671 	ldrb	r8,[r10,r8]
    672 	orr	r5,r5,r7,lsl#24
    673 	ldrb	r9,[r10,r9]
    674 	orr	r5,r5,r8,lsl#16
    675 	ldr	r4,[r6],#4			@ rcon[i++]
    676 	orr	r5,r5,r9,lsl#8
    677 	eor	r9,r5,r4
    678 	eor	r0,r0,r9			@ rk[8]=rk[0]^...
    679 	eor	r1,r1,r0			@ rk[9]=rk[1]^rk[8]
    680 	str	r0,[r11],#32
    681 	eor	r2,r2,r1			@ rk[10]=rk[2]^rk[9]
    682 	str	r1,[r11,#-28]
    683 	eor	r3,r3,r2			@ rk[11]=rk[3]^rk[10]
    684 	str	r2,[r11,#-24]
    685 	subs	r12,r12,#1
    686 	str	r3,[r11,#-20]
    687 #ifdef	__thumb2__
    688 	itt	eq				@ Thumb2 thing, sanity check in ARM
    689 #endif
    690 	subeq	r2,r11,#256
    691 	beq	Ldone
    692 
    693 	and	r5,lr,r3
    694 	and	r7,lr,r3,lsr#8
    695 	ldrb	r5,[r10,r5]
    696 	and	r8,lr,r3,lsr#16
    697 	ldrb	r7,[r10,r7]
    698 	and	r9,lr,r3,lsr#24
    699 	ldrb	r8,[r10,r8]
    700 	orr	r5,r5,r7,lsl#8
    701 	ldrb	r9,[r10,r9]
    702 	orr	r5,r5,r8,lsl#16
    703 	ldr	r4,[r11,#-48]
    704 	orr	r5,r5,r9,lsl#24
    705 
    706 	ldr	r7,[r11,#-44]
    707 	ldr	r8,[r11,#-40]
    708 	eor	r4,r4,r5			@ rk[12]=rk[4]^...
    709 	ldr	r9,[r11,#-36]
    710 	eor	r7,r7,r4			@ rk[13]=rk[5]^rk[12]
    711 	str	r4,[r11,#-16]
    712 	eor	r8,r8,r7			@ rk[14]=rk[6]^rk[13]
    713 	str	r7,[r11,#-12]
    714 	eor	r9,r9,r8			@ rk[15]=rk[7]^rk[14]
    715 	str	r8,[r11,#-8]
    716 	str	r9,[r11,#-4]
    717 	b	L256_loop
    718 
    719 .align	2
    720 Ldone:	mov	r0,#0
    721 	ldmia	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
    722 Labrt:
    723 #if __ARM_ARCH__>=5
    724 	bx	lr				@ .word	0xe12fff1e
    725 #else
    726 	tst	lr,#1
    727 	moveq	pc,lr			@ be binary compatible with V4, yet
    728 .word	0xe12fff1e			@ interoperable with Thumb ISA:-)
    729 #endif
    730 
    731 
    732 .globl	_asm_AES_set_decrypt_key
    733 .private_extern	_asm_AES_set_decrypt_key
    734 #ifdef __thumb2__
    735 .thumb_func	_asm_AES_set_decrypt_key
    736 #endif
    737 .align	5
    738 _asm_AES_set_decrypt_key:
    739 	str	lr,[sp,#-4]!            @ push lr
    740 	bl	_armv4_AES_set_encrypt_key
    741 	teq	r0,#0
    742 	ldr	lr,[sp],#4              @ pop lr
    743 	bne	Labrt
    744 
    745 	mov	r0,r2			@ _asm_AES_set_encrypt_key preserves r2,
    746 	mov	r1,r2			@ which is AES_KEY *key
    747 	b	_armv4_AES_set_enc2dec_key
    748 
    749 
    750 @ void AES_set_enc2dec_key(const AES_KEY *inp,AES_KEY *out)
    751 .globl	_AES_set_enc2dec_key
    752 .private_extern	_AES_set_enc2dec_key
    753 #ifdef __thumb2__
    754 .thumb_func	_AES_set_enc2dec_key
    755 #endif
    756 .align	5
    757 _AES_set_enc2dec_key:
    758 _armv4_AES_set_enc2dec_key:
    759 	stmdb	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
    760 
    761 	ldr	r12,[r0,#240]
    762 	mov	r7,r0			@ input
    763 	add	r8,r0,r12,lsl#4
    764 	mov	r11,r1			@ output
    765 	add	r10,r1,r12,lsl#4
    766 	str	r12,[r1,#240]
    767 
    768 Linv:	ldr	r0,[r7],#16
    769 	ldr	r1,[r7,#-12]
    770 	ldr	r2,[r7,#-8]
    771 	ldr	r3,[r7,#-4]
    772 	ldr	r4,[r8],#-16
    773 	ldr	r5,[r8,#16+4]
    774 	ldr	r6,[r8,#16+8]
    775 	ldr	r9,[r8,#16+12]
    776 	str	r0,[r10],#-16
    777 	str	r1,[r10,#16+4]
    778 	str	r2,[r10,#16+8]
    779 	str	r3,[r10,#16+12]
    780 	str	r4,[r11],#16
    781 	str	r5,[r11,#-12]
    782 	str	r6,[r11,#-8]
    783 	str	r9,[r11,#-4]
    784 	teq	r7,r8
    785 	bne	Linv
    786 
    787 	ldr	r0,[r7]
    788 	ldr	r1,[r7,#4]
    789 	ldr	r2,[r7,#8]
    790 	ldr	r3,[r7,#12]
    791 	str	r0,[r11]
    792 	str	r1,[r11,#4]
    793 	str	r2,[r11,#8]
    794 	str	r3,[r11,#12]
    795 	sub	r11,r11,r12,lsl#3
    796 	ldr	r0,[r11,#16]!		@ prefetch tp1
    797 	mov	r7,#0x80
    798 	mov	r8,#0x1b
    799 	orr	r7,r7,#0x8000
    800 	orr	r8,r8,#0x1b00
    801 	orr	r7,r7,r7,lsl#16
    802 	orr	r8,r8,r8,lsl#16
    803 	sub	r12,r12,#1
    804 	mvn	r9,r7
    805 	mov	r12,r12,lsl#2	@ (rounds-1)*4
    806 
    807 Lmix:	and	r4,r0,r7
    808 	and	r1,r0,r9
    809 	sub	r4,r4,r4,lsr#7
    810 	and	r4,r4,r8
    811 	eor	r1,r4,r1,lsl#1	@ tp2
    812 
    813 	and	r4,r1,r7
    814 	and	r2,r1,r9
    815 	sub	r4,r4,r4,lsr#7
    816 	and	r4,r4,r8
    817 	eor	r2,r4,r2,lsl#1	@ tp4
    818 
    819 	and	r4,r2,r7
    820 	and	r3,r2,r9
    821 	sub	r4,r4,r4,lsr#7
    822 	and	r4,r4,r8
    823 	eor	r3,r4,r3,lsl#1	@ tp8
    824 
    825 	eor	r4,r1,r2
    826 	eor	r5,r0,r3		@ tp9
    827 	eor	r4,r4,r3		@ tpe
    828 	eor	r4,r4,r1,ror#24
    829 	eor	r4,r4,r5,ror#24	@ ^= ROTATE(tpb=tp9^tp2,8)
    830 	eor	r4,r4,r2,ror#16
    831 	eor	r4,r4,r5,ror#16	@ ^= ROTATE(tpd=tp9^tp4,16)
    832 	eor	r4,r4,r5,ror#8	@ ^= ROTATE(tp9,24)
    833 
    834 	ldr	r0,[r11,#4]		@ prefetch tp1
    835 	str	r4,[r11],#4
    836 	subs	r12,r12,#1
    837 	bne	Lmix
    838 
    839 	mov	r0,#0
    840 #if __ARM_ARCH__>=5
    841 	ldmia	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,pc}
    842 #else
    843 	ldmia	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
    844 	tst	lr,#1
    845 	moveq	pc,lr			@ be binary compatible with V4, yet
    846 .word	0xe12fff1e			@ interoperable with Thumb ISA:-)
    847 #endif
    848 
    849 
    850 
    851 .align	5
    852 AES_Td:
    853 .word	0x51f4a750, 0x7e416553, 0x1a17a4c3, 0x3a275e96
    854 .word	0x3bab6bcb, 0x1f9d45f1, 0xacfa58ab, 0x4be30393
    855 .word	0x2030fa55, 0xad766df6, 0x88cc7691, 0xf5024c25
    856 .word	0x4fe5d7fc, 0xc52acbd7, 0x26354480, 0xb562a38f
    857 .word	0xdeb15a49, 0x25ba1b67, 0x45ea0e98, 0x5dfec0e1
    858 .word	0xc32f7502, 0x814cf012, 0x8d4697a3, 0x6bd3f9c6
    859 .word	0x038f5fe7, 0x15929c95, 0xbf6d7aeb, 0x955259da
    860 .word	0xd4be832d, 0x587421d3, 0x49e06929, 0x8ec9c844
    861 .word	0x75c2896a, 0xf48e7978, 0x99583e6b, 0x27b971dd
    862 .word	0xbee14fb6, 0xf088ad17, 0xc920ac66, 0x7dce3ab4
    863 .word	0x63df4a18, 0xe51a3182, 0x97513360, 0x62537f45
    864 .word	0xb16477e0, 0xbb6bae84, 0xfe81a01c, 0xf9082b94
    865 .word	0x70486858, 0x8f45fd19, 0x94de6c87, 0x527bf8b7
    866 .word	0xab73d323, 0x724b02e2, 0xe31f8f57, 0x6655ab2a
    867 .word	0xb2eb2807, 0x2fb5c203, 0x86c57b9a, 0xd33708a5
    868 .word	0x302887f2, 0x23bfa5b2, 0x02036aba, 0xed16825c
    869 .word	0x8acf1c2b, 0xa779b492, 0xf307f2f0, 0x4e69e2a1
    870 .word	0x65daf4cd, 0x0605bed5, 0xd134621f, 0xc4a6fe8a
    871 .word	0x342e539d, 0xa2f355a0, 0x058ae132, 0xa4f6eb75
    872 .word	0x0b83ec39, 0x4060efaa, 0x5e719f06, 0xbd6e1051
    873 .word	0x3e218af9, 0x96dd063d, 0xdd3e05ae, 0x4de6bd46
    874 .word	0x91548db5, 0x71c45d05, 0x0406d46f, 0x605015ff
    875 .word	0x1998fb24, 0xd6bde997, 0x894043cc, 0x67d99e77
    876 .word	0xb0e842bd, 0x07898b88, 0xe7195b38, 0x79c8eedb
    877 .word	0xa17c0a47, 0x7c420fe9, 0xf8841ec9, 0x00000000
    878 .word	0x09808683, 0x322bed48, 0x1e1170ac, 0x6c5a724e
    879 .word	0xfd0efffb, 0x0f853856, 0x3daed51e, 0x362d3927
    880 .word	0x0a0fd964, 0x685ca621, 0x9b5b54d1, 0x24362e3a
    881 .word	0x0c0a67b1, 0x9357e70f, 0xb4ee96d2, 0x1b9b919e
    882 .word	0x80c0c54f, 0x61dc20a2, 0x5a774b69, 0x1c121a16
    883 .word	0xe293ba0a, 0xc0a02ae5, 0x3c22e043, 0x121b171d
    884 .word	0x0e090d0b, 0xf28bc7ad, 0x2db6a8b9, 0x141ea9c8
    885 .word	0x57f11985, 0xaf75074c, 0xee99ddbb, 0xa37f60fd
    886 .word	0xf701269f, 0x5c72f5bc, 0x44663bc5, 0x5bfb7e34
    887 .word	0x8b432976, 0xcb23c6dc, 0xb6edfc68, 0xb8e4f163
    888 .word	0xd731dcca, 0x42638510, 0x13972240, 0x84c61120
    889 .word	0x854a247d, 0xd2bb3df8, 0xaef93211, 0xc729a16d
    890 .word	0x1d9e2f4b, 0xdcb230f3, 0x0d8652ec, 0x77c1e3d0
    891 .word	0x2bb3166c, 0xa970b999, 0x119448fa, 0x47e96422
    892 .word	0xa8fc8cc4, 0xa0f03f1a, 0x567d2cd8, 0x223390ef
    893 .word	0x87494ec7, 0xd938d1c1, 0x8ccaa2fe, 0x98d40b36
    894 .word	0xa6f581cf, 0xa57ade28, 0xdab78e26, 0x3fadbfa4
    895 .word	0x2c3a9de4, 0x5078920d, 0x6a5fcc9b, 0x547e4662
    896 .word	0xf68d13c2, 0x90d8b8e8, 0x2e39f75e, 0x82c3aff5
    897 .word	0x9f5d80be, 0x69d0937c, 0x6fd52da9, 0xcf2512b3
    898 .word	0xc8ac993b, 0x10187da7, 0xe89c636e, 0xdb3bbb7b
    899 .word	0xcd267809, 0x6e5918f4, 0xec9ab701, 0x834f9aa8
    900 .word	0xe6956e65, 0xaaffe67e, 0x21bccf08, 0xef15e8e6
    901 .word	0xbae79bd9, 0x4a6f36ce, 0xea9f09d4, 0x29b07cd6
    902 .word	0x31a4b2af, 0x2a3f2331, 0xc6a59430, 0x35a266c0
    903 .word	0x744ebc37, 0xfc82caa6, 0xe090d0b0, 0x33a7d815
    904 .word	0xf104984a, 0x41ecdaf7, 0x7fcd500e, 0x1791f62f
    905 .word	0x764dd68d, 0x43efb04d, 0xccaa4d54, 0xe49604df
    906 .word	0x9ed1b5e3, 0x4c6a881b, 0xc12c1fb8, 0x4665517f
    907 .word	0x9d5eea04, 0x018c355d, 0xfa877473, 0xfb0b412e
    908 .word	0xb3671d5a, 0x92dbd252, 0xe9105633, 0x6dd64713
    909 .word	0x9ad7618c, 0x37a10c7a, 0x59f8148e, 0xeb133c89
    910 .word	0xcea927ee, 0xb761c935, 0xe11ce5ed, 0x7a47b13c
    911 .word	0x9cd2df59, 0x55f2733f, 0x1814ce79, 0x73c737bf
    912 .word	0x53f7cdea, 0x5ffdaa5b, 0xdf3d6f14, 0x7844db86
    913 .word	0xcaaff381, 0xb968c43e, 0x3824342c, 0xc2a3405f
    914 .word	0x161dc372, 0xbce2250c, 0x283c498b, 0xff0d9541
    915 .word	0x39a80171, 0x080cb3de, 0xd8b4e49c, 0x6456c190
    916 .word	0x7bcb8461, 0xd532b670, 0x486c5c74, 0xd0b85742
    917 @ Td4[256]
    918 .byte	0x52, 0x09, 0x6a, 0xd5, 0x30, 0x36, 0xa5, 0x38
    919 .byte	0xbf, 0x40, 0xa3, 0x9e, 0x81, 0xf3, 0xd7, 0xfb
    920 .byte	0x7c, 0xe3, 0x39, 0x82, 0x9b, 0x2f, 0xff, 0x87
    921 .byte	0x34, 0x8e, 0x43, 0x44, 0xc4, 0xde, 0xe9, 0xcb
    922 .byte	0x54, 0x7b, 0x94, 0x32, 0xa6, 0xc2, 0x23, 0x3d
    923 .byte	0xee, 0x4c, 0x95, 0x0b, 0x42, 0xfa, 0xc3, 0x4e
    924 .byte	0x08, 0x2e, 0xa1, 0x66, 0x28, 0xd9, 0x24, 0xb2
    925 .byte	0x76, 0x5b, 0xa2, 0x49, 0x6d, 0x8b, 0xd1, 0x25
    926 .byte	0x72, 0xf8, 0xf6, 0x64, 0x86, 0x68, 0x98, 0x16
    927 .byte	0xd4, 0xa4, 0x5c, 0xcc, 0x5d, 0x65, 0xb6, 0x92
    928 .byte	0x6c, 0x70, 0x48, 0x50, 0xfd, 0xed, 0xb9, 0xda
    929 .byte	0x5e, 0x15, 0x46, 0x57, 0xa7, 0x8d, 0x9d, 0x84
    930 .byte	0x90, 0xd8, 0xab, 0x00, 0x8c, 0xbc, 0xd3, 0x0a
    931 .byte	0xf7, 0xe4, 0x58, 0x05, 0xb8, 0xb3, 0x45, 0x06
    932 .byte	0xd0, 0x2c, 0x1e, 0x8f, 0xca, 0x3f, 0x0f, 0x02
    933 .byte	0xc1, 0xaf, 0xbd, 0x03, 0x01, 0x13, 0x8a, 0x6b
    934 .byte	0x3a, 0x91, 0x11, 0x41, 0x4f, 0x67, 0xdc, 0xea
    935 .byte	0x97, 0xf2, 0xcf, 0xce, 0xf0, 0xb4, 0xe6, 0x73
    936 .byte	0x96, 0xac, 0x74, 0x22, 0xe7, 0xad, 0x35, 0x85
    937 .byte	0xe2, 0xf9, 0x37, 0xe8, 0x1c, 0x75, 0xdf, 0x6e
    938 .byte	0x47, 0xf1, 0x1a, 0x71, 0x1d, 0x29, 0xc5, 0x89
    939 .byte	0x6f, 0xb7, 0x62, 0x0e, 0xaa, 0x18, 0xbe, 0x1b
    940 .byte	0xfc, 0x56, 0x3e, 0x4b, 0xc6, 0xd2, 0x79, 0x20
    941 .byte	0x9a, 0xdb, 0xc0, 0xfe, 0x78, 0xcd, 0x5a, 0xf4
    942 .byte	0x1f, 0xdd, 0xa8, 0x33, 0x88, 0x07, 0xc7, 0x31
    943 .byte	0xb1, 0x12, 0x10, 0x59, 0x27, 0x80, 0xec, 0x5f
    944 .byte	0x60, 0x51, 0x7f, 0xa9, 0x19, 0xb5, 0x4a, 0x0d
    945 .byte	0x2d, 0xe5, 0x7a, 0x9f, 0x93, 0xc9, 0x9c, 0xef
    946 .byte	0xa0, 0xe0, 0x3b, 0x4d, 0xae, 0x2a, 0xf5, 0xb0
    947 .byte	0xc8, 0xeb, 0xbb, 0x3c, 0x83, 0x53, 0x99, 0x61
    948 .byte	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26
    949 .byte	0xe1, 0x69, 0x14, 0x63, 0x55, 0x21, 0x0c, 0x7d
    950 
    951 
    952 @ void asm_AES_decrypt(const unsigned char *in, unsigned char *out,
    953 @ 		       const AES_KEY *key) {
    954 .globl	_asm_AES_decrypt
    955 .private_extern	_asm_AES_decrypt
    956 #ifdef __thumb2__
    957 .thumb_func	_asm_AES_decrypt
    958 #endif
    959 .align	5
    960 _asm_AES_decrypt:
    961 #ifndef	__thumb2__
    962 	sub	r3,pc,#8		@ _asm_AES_decrypt
    963 #else
    964 	adr	r3,.
    965 #endif
    966 	stmdb	sp!,{r1,r4-r12,lr}
    967 #ifdef	__APPLE__
    968 	adr	r10,AES_Td
    969 #else
    970 	sub	r10,r3,#_asm_AES_decrypt-AES_Td	@ Td
    971 #endif
    972 	mov	r12,r0		@ inp
    973 	mov	r11,r2
    974 #if __ARM_ARCH__<7
    975 	ldrb	r0,[r12,#3]	@ load input data in endian-neutral
    976 	ldrb	r4,[r12,#2]	@ manner...
    977 	ldrb	r5,[r12,#1]
    978 	ldrb	r6,[r12,#0]
    979 	orr	r0,r0,r4,lsl#8
    980 	ldrb	r1,[r12,#7]
    981 	orr	r0,r0,r5,lsl#16
    982 	ldrb	r4,[r12,#6]
    983 	orr	r0,r0,r6,lsl#24
    984 	ldrb	r5,[r12,#5]
    985 	ldrb	r6,[r12,#4]
    986 	orr	r1,r1,r4,lsl#8
    987 	ldrb	r2,[r12,#11]
    988 	orr	r1,r1,r5,lsl#16
    989 	ldrb	r4,[r12,#10]
    990 	orr	r1,r1,r6,lsl#24
    991 	ldrb	r5,[r12,#9]
    992 	ldrb	r6,[r12,#8]
    993 	orr	r2,r2,r4,lsl#8
    994 	ldrb	r3,[r12,#15]
    995 	orr	r2,r2,r5,lsl#16
    996 	ldrb	r4,[r12,#14]
    997 	orr	r2,r2,r6,lsl#24
    998 	ldrb	r5,[r12,#13]
    999 	ldrb	r6,[r12,#12]
   1000 	orr	r3,r3,r4,lsl#8
   1001 	orr	r3,r3,r5,lsl#16
   1002 	orr	r3,r3,r6,lsl#24
   1003 #else
   1004 	ldr	r0,[r12,#0]
   1005 	ldr	r1,[r12,#4]
   1006 	ldr	r2,[r12,#8]
   1007 	ldr	r3,[r12,#12]
   1008 #ifdef __ARMEL__
   1009 	rev	r0,r0
   1010 	rev	r1,r1
   1011 	rev	r2,r2
   1012 	rev	r3,r3
   1013 #endif
   1014 #endif
   1015 	bl	_armv4_AES_decrypt
   1016 
   1017 	ldr	r12,[sp],#4		@ pop out
   1018 #if __ARM_ARCH__>=7
   1019 #ifdef __ARMEL__
   1020 	rev	r0,r0
   1021 	rev	r1,r1
   1022 	rev	r2,r2
   1023 	rev	r3,r3
   1024 #endif
   1025 	str	r0,[r12,#0]
   1026 	str	r1,[r12,#4]
   1027 	str	r2,[r12,#8]
   1028 	str	r3,[r12,#12]
   1029 #else
   1030 	mov	r4,r0,lsr#24		@ write output in endian-neutral
   1031 	mov	r5,r0,lsr#16		@ manner...
   1032 	mov	r6,r0,lsr#8
   1033 	strb	r4,[r12,#0]
   1034 	strb	r5,[r12,#1]
   1035 	mov	r4,r1,lsr#24
   1036 	strb	r6,[r12,#2]
   1037 	mov	r5,r1,lsr#16
   1038 	strb	r0,[r12,#3]
   1039 	mov	r6,r1,lsr#8
   1040 	strb	r4,[r12,#4]
   1041 	strb	r5,[r12,#5]
   1042 	mov	r4,r2,lsr#24
   1043 	strb	r6,[r12,#6]
   1044 	mov	r5,r2,lsr#16
   1045 	strb	r1,[r12,#7]
   1046 	mov	r6,r2,lsr#8
   1047 	strb	r4,[r12,#8]
   1048 	strb	r5,[r12,#9]
   1049 	mov	r4,r3,lsr#24
   1050 	strb	r6,[r12,#10]
   1051 	mov	r5,r3,lsr#16
   1052 	strb	r2,[r12,#11]
   1053 	mov	r6,r3,lsr#8
   1054 	strb	r4,[r12,#12]
   1055 	strb	r5,[r12,#13]
   1056 	strb	r6,[r12,#14]
   1057 	strb	r3,[r12,#15]
   1058 #endif
   1059 #if __ARM_ARCH__>=5
   1060 	ldmia	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,pc}
   1061 #else
   1062 	ldmia	sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
   1063 	tst	lr,#1
   1064 	moveq	pc,lr			@ be binary compatible with V4, yet
   1065 .word	0xe12fff1e			@ interoperable with Thumb ISA:-)
   1066 #endif
   1067 
   1068 
   1069 #ifdef __thumb2__
   1070 .thumb_func	_armv4_AES_decrypt
   1071 #endif
   1072 .align	2
   1073 _armv4_AES_decrypt:
   1074 	str	lr,[sp,#-4]!		@ push lr
   1075 	ldmia	r11!,{r4,r5,r6,r7}
   1076 	eor	r0,r0,r4
   1077 	ldr	r12,[r11,#240-16]
   1078 	eor	r1,r1,r5
   1079 	eor	r2,r2,r6
   1080 	eor	r3,r3,r7
   1081 	sub	r12,r12,#1
   1082 	mov	lr,#255
   1083 
   1084 	and	r7,lr,r0,lsr#16
   1085 	and	r8,lr,r0,lsr#8
   1086 	and	r9,lr,r0
   1087 	mov	r0,r0,lsr#24
   1088 Ldec_loop:
   1089 	ldr	r4,[r10,r7,lsl#2]	@ Td1[s0>>16]
   1090 	and	r7,lr,r1		@ i0
   1091 	ldr	r5,[r10,r8,lsl#2]	@ Td2[s0>>8]
   1092 	and	r8,lr,r1,lsr#16
   1093 	ldr	r6,[r10,r9,lsl#2]	@ Td3[s0>>0]
   1094 	and	r9,lr,r1,lsr#8
   1095 	ldr	r0,[r10,r0,lsl#2]	@ Td0[s0>>24]
   1096 	mov	r1,r1,lsr#24
   1097 
   1098 	ldr	r7,[r10,r7,lsl#2]	@ Td3[s1>>0]
   1099 	ldr	r8,[r10,r8,lsl#2]	@ Td1[s1>>16]
   1100 	ldr	r9,[r10,r9,lsl#2]	@ Td2[s1>>8]
   1101 	eor	r0,r0,r7,ror#24
   1102 	ldr	r1,[r10,r1,lsl#2]	@ Td0[s1>>24]
   1103 	and	r7,lr,r2,lsr#8	@ i0
   1104 	eor	r5,r8,r5,ror#8
   1105 	and	r8,lr,r2		@ i1
   1106 	eor	r6,r9,r6,ror#8
   1107 	and	r9,lr,r2,lsr#16
   1108 	ldr	r7,[r10,r7,lsl#2]	@ Td2[s2>>8]
   1109 	eor	r1,r1,r4,ror#8
   1110 	ldr	r8,[r10,r8,lsl#2]	@ Td3[s2>>0]
   1111 	mov	r2,r2,lsr#24
   1112 
   1113 	ldr	r9,[r10,r9,lsl#2]	@ Td1[s2>>16]
   1114 	eor	r0,r0,r7,ror#16
   1115 	ldr	r2,[r10,r2,lsl#2]	@ Td0[s2>>24]
   1116 	and	r7,lr,r3,lsr#16	@ i0
   1117 	eor	r1,r1,r8,ror#24
   1118 	and	r8,lr,r3,lsr#8	@ i1
   1119 	eor	r6,r9,r6,ror#8
   1120 	and	r9,lr,r3		@ i2
   1121 	ldr	r7,[r10,r7,lsl#2]	@ Td1[s3>>16]
   1122 	eor	r2,r2,r5,ror#8
   1123 	ldr	r8,[r10,r8,lsl#2]	@ Td2[s3>>8]
   1124 	mov	r3,r3,lsr#24
   1125 
   1126 	ldr	r9,[r10,r9,lsl#2]	@ Td3[s3>>0]
   1127 	eor	r0,r0,r7,ror#8
   1128 	ldr	r7,[r11],#16
   1129 	eor	r1,r1,r8,ror#16
   1130 	ldr	r3,[r10,r3,lsl#2]	@ Td0[s3>>24]
   1131 	eor	r2,r2,r9,ror#24
   1132 
   1133 	ldr	r4,[r11,#-12]
   1134 	eor	r0,r0,r7
   1135 	ldr	r5,[r11,#-8]
   1136 	eor	r3,r3,r6,ror#8
   1137 	ldr	r6,[r11,#-4]
   1138 	and	r7,lr,r0,lsr#16
   1139 	eor	r1,r1,r4
   1140 	and	r8,lr,r0,lsr#8
   1141 	eor	r2,r2,r5
   1142 	and	r9,lr,r0
   1143 	eor	r3,r3,r6
   1144 	mov	r0,r0,lsr#24
   1145 
   1146 	subs	r12,r12,#1
   1147 	bne	Ldec_loop
   1148 
   1149 	add	r10,r10,#1024
   1150 
   1151 	ldr	r5,[r10,#0]		@ prefetch Td4
   1152 	ldr	r6,[r10,#32]
   1153 	ldr	r4,[r10,#64]
   1154 	ldr	r5,[r10,#96]
   1155 	ldr	r6,[r10,#128]
   1156 	ldr	r4,[r10,#160]
   1157 	ldr	r5,[r10,#192]
   1158 	ldr	r6,[r10,#224]
   1159 
   1160 	ldrb	r0,[r10,r0]		@ Td4[s0>>24]
   1161 	ldrb	r4,[r10,r7]		@ Td4[s0>>16]
   1162 	and	r7,lr,r1		@ i0
   1163 	ldrb	r5,[r10,r8]		@ Td4[s0>>8]
   1164 	and	r8,lr,r1,lsr#16
   1165 	ldrb	r6,[r10,r9]		@ Td4[s0>>0]
   1166 	and	r9,lr,r1,lsr#8
   1167 
   1168 	add	r1,r10,r1,lsr#24
   1169 	ldrb	r7,[r10,r7]		@ Td4[s1>>0]
   1170 	ldrb	r1,[r1]		@ Td4[s1>>24]
   1171 	ldrb	r8,[r10,r8]		@ Td4[s1>>16]
   1172 	eor	r0,r7,r0,lsl#24
   1173 	ldrb	r9,[r10,r9]		@ Td4[s1>>8]
   1174 	eor	r1,r4,r1,lsl#8
   1175 	and	r7,lr,r2,lsr#8	@ i0
   1176 	eor	r5,r5,r8,lsl#8
   1177 	and	r8,lr,r2		@ i1
   1178 	ldrb	r7,[r10,r7]		@ Td4[s2>>8]
   1179 	eor	r6,r6,r9,lsl#8
   1180 	ldrb	r8,[r10,r8]		@ Td4[s2>>0]
   1181 	and	r9,lr,r2,lsr#16
   1182 
   1183 	add	r2,r10,r2,lsr#24
   1184 	ldrb	r2,[r2]		@ Td4[s2>>24]
   1185 	eor	r0,r0,r7,lsl#8
   1186 	ldrb	r9,[r10,r9]		@ Td4[s2>>16]
   1187 	eor	r1,r8,r1,lsl#16
   1188 	and	r7,lr,r3,lsr#16	@ i0
   1189 	eor	r2,r5,r2,lsl#16
   1190 	and	r8,lr,r3,lsr#8	@ i1
   1191 	ldrb	r7,[r10,r7]		@ Td4[s3>>16]
   1192 	eor	r6,r6,r9,lsl#16
   1193 	ldrb	r8,[r10,r8]		@ Td4[s3>>8]
   1194 	and	r9,lr,r3		@ i2
   1195 
   1196 	add	r3,r10,r3,lsr#24
   1197 	ldrb	r9,[r10,r9]		@ Td4[s3>>0]
   1198 	ldrb	r3,[r3]		@ Td4[s3>>24]
   1199 	eor	r0,r0,r7,lsl#16
   1200 	ldr	r7,[r11,#0]
   1201 	eor	r1,r1,r8,lsl#8
   1202 	ldr	r4,[r11,#4]
   1203 	eor	r2,r9,r2,lsl#8
   1204 	ldr	r5,[r11,#8]
   1205 	eor	r3,r6,r3,lsl#24
   1206 	ldr	r6,[r11,#12]
   1207 
   1208 	eor	r0,r0,r7
   1209 	eor	r1,r1,r4
   1210 	eor	r2,r2,r5
   1211 	eor	r3,r3,r6
   1212 
   1213 	sub	r10,r10,#1024
   1214 	ldr	pc,[sp],#4		@ pop and return
   1215 
   1216 .byte	65,69,83,32,102,111,114,32,65,82,77,118,52,44,32,67,82,89,80,84,79,71,65,77,83,32,98,121,32,60,97,112,112,114,111,64,111,112,101,110,115,115,108,46,111,114,103,62,0
   1217 .align	2
   1218 .align	2
   1219