Home | History | Annotate | Download | only in nfc
      1 ## This file is used by NFC NXP NCI HAL(external/libnfc-nci/halimpl/pn547)
      2 ## and NFC Service Java Native Interface Extensions (packages/apps/Nfc/nci/jni/extns/pn547)
      3 ###############################################################################
      4 # Application options
      5 # Logging Levels
      6 # NXPLOG_DEFAULT_LOGLEVEL    0x01
      7 # ANDROID_LOG_DEBUG          0x03
      8 # ANDROID_LOG_WARN           0x02
      9 # ANDROID_LOG_ERROR          0x01
     10 # ANDROID_LOG_SILENT         0x00
     11 NXPLOG_EXTNS_LOGLEVEL=0x01
     12 NXPLOG_NCIHAL_LOGLEVEL=0x01
     13 NXPLOG_NCIX_LOGLEVEL=0x01
     14 NXPLOG_NCIR_LOGLEVEL=0x01
     15 NXPLOG_FWDNLD_LOGLEVEL=0x01
     16 NXPLOG_TML_LOGLEVEL=0x01
     17 NFC_DEBUG_ENABLED=0x00
     18 
     19 ###############################################################################
     20 # Nfc Device Node name
     21 NXP_NFC_DEV_NODE="/dev/nq-nci"
     22 
     23 ###############################################################################
     24 # Extension for Mifare reader enable
     25 MIFARE_READER_ENABLE=0x01
     26 
     27 ###############################################################################
     28 # Firmware file type
     29 #.so file   0x01
     30 #.bin file  0x02
     31 NXP_FW_TYPE=0x02
     32 
     33 ###############################################################################
     34 # System clock source selection configuration
     35 #define CLK_SRC_XTAL       1
     36 #define CLK_SRC_PLL        2
     37 NXP_SYS_CLK_SRC_SEL=0x01
     38 
     39 ###############################################################################
     40 # System clock frequency selection configuration
     41 #define CLK_FREQ_13MHZ         1
     42 #define CLK_FREQ_19_2MHZ       2
     43 #define CLK_FREQ_24MHZ         3
     44 #define CLK_FREQ_26MHZ         4
     45 #define CLK_FREQ_38_4MHZ       5
     46 #define CLK_FREQ_52MHZ         6
     47 NXP_SYS_CLK_FREQ_SEL=0x00
     48 
     49 ###############################################################################
     50 # The timeout value to be used for clock request acknowledgment
     51 # min value = 0x01 to max = 0x06
     52 NXP_SYS_CLOCK_TO_CFG=0x01
     53 
     54 ###############################################################################
     55 # NXP proprietary settings
     56 NXP_ACT_PROP_EXTN={2F, 02, 00}
     57 
     58 ###############################################################################
     59 # NFC forum profile settings
     60 NXP_NFC_PROFILE_EXTN={20, 02, 05, 01, A0, 44, 01, 00}
     61 
     62 ###############################################################################
     63 # NXP TVDD configurations settings
     64 # Allow NFCC to configure External TVDD, two configurations (1 and 2) supported,
     65 # out of them only one can be configured at a time.
     66 NXP_EXT_TVDD_CFG=0x02
     67 
     68 ###############################################################################
     69 #config1:SLALM, 3.3V for both RM and CM
     70 NXP_EXT_TVDD_CFG_1={20, 02, 0F, 01, A0, 0E, 0B, 31, 01, 01, 31, 00, 00, 00, 01, 00, D0, 0C}
     71 
     72 ###############################################################################
     73 #config2: use DCDC in CE, use Tx_Pwr_Req, set CFG2 mode, SLALM,
     74 #monitoring 5V from DCDC, 3.3V for both RM and CM, DCDCWaitTime=4.2ms
     75 NXP_EXT_TVDD_CFG_2={20, 02, 0F, 01, A0, 0E, 0B, 11, 01, 82, 82, 00, BA, 1E, 10, 00, D0, 0C}
     76 
     77 ###############################################################################
     78 # NXP RF configuration ALM/PLM settings
     79 # This section needs to be updated with the correct values based on the platform
     80 NXP_RF_CONF_BLK_1={
     81 20, 02, 37, 06,
     82 A0, 0D, 03, 24, 03, 80,
     83 A0, 0D, 06, 08, 37, 28, 76, 00, 00,
     84 A0, 0D, 06, 08, 42, 00, 02, FF, FF,
     85 A0, 0D, 06, 06, 42, F8, 60, FF, FF,
     86 A0, 0D, 06, 06, 35, F4, 05, 00, 03,
     87 A0, 69, 09, 01, CF, 80, 00, 00, 07, 40, 00, 00
     88 }
     89 
     90 ###############################################################################
     91 # NXP RF configuration ALM/PLM settings
     92 # This section needs to be updated with the correct values based on the platform
     93 NXP_RF_CONF_BLK_2={
     94 20, 02, 5B, 01, A0, 0B, 57, F2, 12, 90, 5A, 0F, 4E, 00, 47, 15, B7, AA, 47,
     95 9F, A7, 99, 5C, 9F, 97, 99, 67, 9F, 97, 99, 69, 9F, 97, 00, 73, 9F, 07, 00,
     96 75, 9F, 07, 00, 80, 9F, 07, 00, 84, 9F, 07, 00, 8D, 9F, 07, 00, 8F, 9F, 07,
     97 00, 99, 9F, 04, 00, 9B, 9F, 04, 00, A6, 9F, 04, 00, A8, 9F, 04, 00, B2, 9F,
     98 02, 00, BB, 9F, 00, 00, C1, 9F, 00, 00, CC, 9F, 00, 00, D6, 1F, 00, 00
     99 }
    100 
    101 ###############################################################################
    102 # NXP RF configuration ALM/PLM settings
    103 # This section needs to be updated with the correct values based on the platform
    104 NXP_RF_CONF_BLK_3={
    105 20, 02, 10, 01, A0, AF, 0C, 83, 43, 7B, 80, 00, 83, 8B, 7B, 80, 00, 77, 08
    106 }
    107 
    108 ###############################################################################
    109 # NXP RF configuration ALM/PLM settings
    110 # This section needs to be updated with the correct values based on the platform
    111 NXP_RF_CONF_BLK_4={
    112 20, 02, 98, 01, A0, 34, 94, 23, 04, 18, 35, 00, 00, 4B, 00, 00, 71, 00, 00,
    113 71, 00, 00, 96, 00, 00, BC, 00, 00, BC, 00, 00, E1, 00, 00, 07, 01, 00, 07,
    114 01, 00, 2C, 01, 00, 2C, 01, 00, 52, 01, 00, 52, 01, 00, 77, 01, 00, 77, 01,
    115 00, C2, 01, 00, C2, 01, 00, 0D, 02, 00, 0D, 02, 00, 58, 02, 00, 58, 02, 00,
    116 EE, 02, 00, EE, 02, 00, 18, BC, 00, 00, BC, 00, 00, BC, 00, 00, BC, 00, 00,
    117 E1, 00, 00, E1, 00, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, 2C,
    118 01, 00, 77, 01, 00, 77, 01, 00, 77, 01, 00, 77, 01, 00, 77, 01, 00, 58, 02,
    119 00, 58, 02, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00,
    120 DC, 05, 00
    121 }
    122 
    123 ###############################################################################
    124 # NXP RF configuration ALM/PLM settings
    125 # This section needs to be updated with the correct values based on the platform
    126 NXP_RF_CONF_BLK_5={
    127 20, 02, A4, 01, A0, A9, A0, 00, C1, 00, 0A, 01, 80, 41, 0A, 02, 81, 83, 0A,
    128 03, C0, 42, 06, 04, 80, 46, 06, 05, C3, 01, 03, 06, C2, 05, 03, 07, C2, 4A,
    129 03, 07, 81, 01, 01, 08, C3, 8B, 03, 08, C3, 05, 01, 09, C3, 92, 03, 09, C6,
    130 84, 01, 0A, C4, CC, 03, 0A, C6, 89, 01, 0B, C5, D4, 03, 0B, C7, 92, 01, 0C,
    131 44, 00, 03, 0C, C7, C6, 01, 0D, 42, 04, 03, 0D, C9, CE, 01, 0E, 42, 48, 03,
    132 0E, 03, 00, 01, 0F, 43, 50, 03, 0F, 43, 04, 01, 10, 43, 91, 03, 10, 45, 0A,
    133 01, 11, 44, 95, 03, 11, 46, 11, 01, 12, 46, 8E, 01, 13, 47, C5, 01, 14, 48,
    134 CC, 01, 15, 4B, D4, 01, 16, 4E, D7, 01, 17, 45, A2, 01, 18, 46, A6, 01, 19,
    135 46, AE, 01, 1A, 47, B4, 01, 1B, 48, EA, 01, 1C, 49, F0, 01
    136 }
    137 
    138 ###############################################################################
    139 # NXP RF configuration ALM/PLM settings
    140 # This section needs to be updated with the correct values based on the platform
    141 NXP_RF_CONF_BLK_6={
    142 20, 02, 0C, 01, A0, 18, 08, AC, 00, 28, 01, B2, FE, 9C, 00
    143 }
    144 
    145 ###############################################################################
    146 # Core configuration extensions
    147 # It includes
    148 # Wired mode settings A0ED, A0EE
    149 # Tag Detector A040, A041, A043
    150 # Low Power mode A007
    151 # Clock settings A002, A003
    152 # PbF settings A008
    153 # Clock timeout settings A004
    154 # eSE (SVDD) PWR REQ settings A0F2
    155 # Window size A0D8
    156 # DWP Speed   A0D5
    157 # How eSE connected to PN553 A012
    158 # UICC2 bit rate A0D1
    159 # SWP1A interface A0D4
    160 # DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
    161 # SPI CL Sync enable  A098
    162 NXP_CORE_CONF_EXTN={20, 02, 5F, 14,
    163     A0, 06, 01, 01,
    164     A0, EC, 01, 01,
    165     A0, ED, 01, 01,
    166     A0, 5E, 01, 01,
    167     A0, 12, 01, 02,
    168     A0, 40, 01, 01,
    169     A0, 41, 01, 03,
    170     A0, 43, 01, 50,
    171     A0, D1, 01, 02,
    172     A0, D4, 01, 00,
    173     A0, 37, 01, 35,
    174     A0, D8, 01, 02,
    175     A0, D5, 01, 0A,
    176     A0, 98, 01, 03,
    177     A0, 9C, 02, 00, 00,
    178     A0, AA, 04, F1, 03, EE, 02,
    179     A0, 38, 04, 1A, 0B, 0B, 00,
    180     A0, 3A, 08, 19, 00, 19, 00, 19, 00, 19, 00,
    181     A0, B2, 01, 19,
    182     A0, 91, 01, 01
    183 }
    184 
    185 ###############################################################################
    186 # Core configuration rf field filter settings to enable set to 01 to disable set
    187 # to 00 last bit
    188 NXP_CORE_RF_FIELD={ 20, 02, 05, 01, A0, 62, 01, 00 }
    189 
    190 ###############################################################################
    191 # To enable i2c fragmentation set i2c fragmentation enable 0x01 to disable set
    192 # to 0x00
    193 NXP_I2C_FRAGMENTATION_ENABLED=0x00
    194 
    195 ###############################################################################
    196 # Core configuration settings
    197 NXP_CORE_CONF={ 20, 02, 2D, 0F,
    198         85, 01, 01,
    199         28, 01, 00,
    200         21, 01, 00,
    201         30, 01, 08,
    202         31, 01, 03,
    203         32, 01, 60,
    204         38, 01, 01,
    205         33, 00,
    206         54, 01, 06,
    207         50, 01, 02,
    208         5B, 01, 00,
    209         80, 01, 01,
    210         81, 01, 01,
    211         82, 01, 0E,
    212         18, 01, 01
    213 }
    214 
    215 ###############################################################################
    216 #Enable SWP full power mode when phone is power off
    217 NXP_SWP_FULL_PWR_ON=0x00
    218 
    219 ###############################################################################
    220 #Set the default Felica T3T System Code OffHost route Location :
    221 #This settings will be used when application does not set this parameter
    222 # host  0x00
    223 # eSE   0x01
    224 # UICC  0x02
    225 # UICC2 0x03
    226 DEFAULT_SYS_CODE_ROUTE=0xC0
    227 
    228 ###############################################################################
    229 # AID Matching platform options
    230 # AID_MATCHING_L 0x01
    231 # AID_MATCHING_K 0x02
    232 AID_MATCHING_PLATFORM=0x01
    233 
    234 ###############################################################################
    235 #CHINA_TIANJIN_RF_SETTING
    236 #Enable  0x01
    237 #Disable  0x00
    238 NXP_CHINA_TIANJIN_RF_ENABLED=0x01
    239 
    240 ###############################################################################
    241 #SWP_SWITCH_TIMEOUT_SETTING
    242 # Allowed range of swp timeout setting is 0x00 to 0x3C [0 - 60].
    243 # Timeout in milliseconds, for example
    244 # No Timeout  0x00
    245 # 10 millisecond timeout 0x0A
    246 NXP_SWP_SWITCH_TIMEOUT=0x0A
    247 
    248 ###############################################################################
    249 # Enable or Disable RF_STATUS_UPDATE to EseHal module
    250 # Disable           0x00
    251 # Enable            0x01
    252 RF_STATUS_UPDATE_ENABLE=0x00
    253 
    254 ###############################################################################
    255 # Configure the single default SE to use.  The default is to use the first
    256 # SE that is detected by the stack.  This value might be used when the phone
    257 # supports multiple SE (e.g. 0xF3 and 0xF4) but you want to force it to use
    258 # one of them (e.g. 0xF4).
    259 DEFAULT_OFFHOST_ROUTE=0x80
    260 
    261 ###############################################################################
    262 # Configure the single default SE to use.  The default is to use the first
    263 # SE that is detected by the stack.  This value might be used when the phone
    264 # supports multiple SE (e.g. 0xF3 and 0xF4) but you want to force it to use
    265 # one of them (e.g. 0xF4).
    266 DEFAULT_NFCF_ROUTE=0xC0
    267 
    268 ###############################################################################
    269 # Configure the default NfcA/IsoDep techology and protocol route. Can be
    270 # either a secure element (e.g. 0xF4) or the host (0x00)
    271 DEFAULT_ROUTE=0x00
    272 
    273 ###############################################################################
    274 # Vendor Specific Proprietary Protocol & Discovery Configuration
    275 # Set to 0xFF if unsupported
    276 #  byte[0] NCI_PROTOCOL_18092_ACTIVE
    277 #  byte[1] NCI_PROTOCOL_B_PRIME
    278 #  byte[2] NCI_PROTOCOL_DUAL
    279 #  byte[3] NCI_PROTOCOL_15693
    280 #  byte[4] NCI_PROTOCOL_KOVIO
    281 #  byte[5] NCI_PROTOCOL_MIFARE
    282 #  byte[6] NCI_DISCOVERY_TYPE_POLL_KOVIO
    283 #  byte[7] NCI_DISCOVERY_TYPE_POLL_B_PRIME
    284 #  byte[8] NCI_DISCOVERY_TYPE_LISTEN_B_PRIME
    285 NFA_PROPRIETARY_CFG={05, FF, FF, 06, 81, 80, 70, FF, FF}
    286 
    287 ###############################################################################
    288 # Bail out mode
    289 #  If set to 1, NFCC is using bail out mode for either Type A or Type B poll.
    290 NFA_POLL_BAIL_OUT_MODE=0x01
    291 
    292 ###############################################################################
    293 # White list of Hosts
    294 # This values will be the Hosts(NFCEEs) in the HCI Network.
    295 DEVICE_HOST_WHITE_LIST={C0, 02}
    296 
    297 ###############################################################################
    298 # Extended APDU length for ISO_DEP
    299 ISO_DEP_MAX_TRANSCEIVE=0xFEFF
    300 
    301 ###############################################################################
    302 # Choose the presence-check algorithm for type-4 tag.  If not defined, the default value is 1.
    303 # 0  NFA_RW_PRES_CHK_DEFAULT; Let stack selects an algorithm
    304 # 1  NFA_RW_PRES_CHK_I_BLOCK; ISO-DEP protocol's empty I-block
    305 # 2 NFA_RW_PRES_CHK_ISO_DEP_NAK; Type - 4 tag protocol iso-dep nak presence check
    306 #    command is sent waiting for rsp and ntf.
    307 PRESENCE_CHECK_ALGORITHM=2
    308 ###############################################################################
    309 # Configure the NFC Extras to open and use a static pipe.  If the value is
    310 # not set or set to 0, then the default is use a dynamic pipe based on a
    311 # destination gate (see NFA_HCI_DEFAULT_DEST_GATE).  Note there is a value
    312 # for each UICC (where F3="UICC0" and F4="UICC1")
    313 OFF_HOST_ESE_PIPE_ID=0x16
    314 OFF_HOST_SIM_PIPE_ID=0x0A
    315 
    316 ###############################################################################
    317 #Set the Felica T3T System Code Power state :
    318 #This settings will be used when application does not set this parameter
    319 # bit pos 0 = Switch On
    320 # bit pos 1 = Switch Off
    321 # bit pos 2 = Battery Off
    322 # bit pos 3 = Screen On lock
    323 # bit pos 4 = Screen off unlock
    324 # bit pos 5 = Screen Off lock
    325 DEFAULT_SYS_CODE_PWR_STATE=0x3B
    326 
    327 ###############################################################################
    328 # Configure the NFCEEIDs of offhost UICC.
    329 # UICC  0x80 (UICC)
    330 OFFHOST_ROUTE_UICC={80}
    331 
    332 ###############################################################################
    333 # Configure the NFCEEIDs of offhost eSEs.
    334 # eSE   0xC0 (eSE)
    335 OFFHOST_ROUTE_ESE={C0}
    336 
    337 ###############################################################################
    338 # Configure the list of NFCEE for the ISO-DEP routing.
    339 # host  0x00
    340 # eSE   0xC0 (eSE)
    341 # UICC  0x80 (UICC)
    342 DEFAULT_ISODEP_ROUTE=0x80
    343