/external/llvm/lib/Target/Hexagon/ |
HexagonCallingConvLower.h | 111 unsigned getFirstUnallocated(const unsigned *Regs, unsigned NumRegs) const { 113 if (!isAllocated(Regs[i])) 138 unsigned AllocateReg(const unsigned *Regs, unsigned NumRegs) { 139 unsigned FirstUnalloc = getFirstUnallocated(Regs, NumRegs); 144 unsigned Reg = Regs[FirstUnalloc]; 150 unsigned AllocateReg(const unsigned *Regs, const unsigned *ShadowRegs, 152 unsigned FirstUnalloc = getFirstUnallocated(Regs, NumRegs); 157 unsigned Reg = Regs[FirstUnalloc], ShadowReg = ShadowRegs[FirstUnalloc];
|
/external/llvm/utils/TableGen/ |
RegisterInfoEmitter.h | 52 const std::vector<CodeGenRegister*> &Regs, bool isCtor); 54 const std::vector<CodeGenRegister*> &Regs,
|
RegisterInfoEmitter.cpp | 37 assert(Registers.size() <= 0xffff && "Too many regs to fit in tables"); 134 const CodeGenRegister::Set &Regs = RC.getMembers(); 135 if (Regs.empty()) 140 OS << " {" << (*Regs.begin())->getWeight(RegBank) 199 const std::vector<CodeGenRegister*> &Regs, 207 for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 208 Record *Reg = Regs[i]->TheDef; 226 std::string Namespace = Regs[0]->TheDef->getValueAsString("Namespace"); 274 for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 275 Record *Reg = Regs[i]->TheDef [all...] |
CodeGenRegisters.cpp | 100 RegUnitIterator(const CodeGenRegister::Set &Regs): 101 RegI(Regs.begin()), RegE(Regs.end()), UnitI(), UnitE() { 759 std::vector<Record*> Regs = Records.getAllDerivedDefinitions("Register"); 760 std::sort(Regs.begin(), Regs.end(), LessRecord()); 761 Registers.reserve(Regs.size()); 763 for (unsigned i = 0, e = Regs.size(); i != e; ++i) 764 getReg(Regs[i]); [all...] |
CodeGenTarget.cpp | 197 const std::vector<CodeGenRegister*> &Regs = getRegBank().getRegisters(); 198 for (unsigned i = 0, e = Regs.size(); i != e; ++i) 199 if (Regs[i]->TheDef->getValueAsString("AsmName") == Name) 200 return Regs[i];
|
CodeGenRegisters.h | 497 // Compute the set of registers completely covered by the registers in Regs. 498 // The returned BitVector will have a bit set for each register in Regs, 500 // registers in Regs. 504 BitVector computeCoveredRegisters(ArrayRef<Record*> Regs);
|
AsmMatcherEmitter.cpp | [all...] |
/external/llvm/include/llvm/CodeGen/ |
RegisterScavenging.h | 146 void setUsed(BitVector &Regs) { 147 RegsAvailable.reset(Regs); 149 void setUnused(BitVector &Regs) { 150 RegsAvailable |= Regs;
|
CallingConvLower.h | 232 unsigned getFirstUnallocated(const uint16_t *Regs, unsigned NumRegs) const { 234 if (!isAllocated(Regs[i])) 259 unsigned AllocateReg(const uint16_t *Regs, unsigned NumRegs) { 260 unsigned FirstUnalloc = getFirstUnallocated(Regs, NumRegs); 265 unsigned Reg = Regs[FirstUnalloc]; 271 unsigned AllocateReg(const uint16_t *Regs, const uint16_t *ShadowRegs, 273 unsigned FirstUnalloc = getFirstUnallocated(Regs, NumRegs); 278 unsigned Reg = Regs[FirstUnalloc], ShadowReg = ShadowRegs[FirstUnalloc];
|
MachineRegisterInfo.h | 351 void addPhysRegsUsed(const BitVector &Regs) { UsedPhysRegs |= Regs; }
|
/external/llvm/lib/CodeGen/ |
ExecutionDepsFix.cpp | 575 SmallVector<LiveReg, 4> Regs; 586 for (SmallVector<LiveReg, 4>::iterator i = Regs.begin(), e = Regs.end(); 590 Regs.insert(i, LR); 594 Regs.push_back(LR); 600 while (!Regs.empty()) { 602 dv = Regs.pop_back_val().Value; 609 DomainValue *Latest = Regs.pop_back_val().Value;
|
AggressiveAntiDepBreaker.h | 97 std::vector<unsigned> &Regs,
|
AggressiveAntiDepBreaker.cpp | 71 std::vector<unsigned> &Regs, 76 Regs.push_back(Reg); 157 // In a return block, examine the function live-out regs. 169 // In a non-return block, examine the live-in regs of all successors. 558 std::vector<unsigned> Regs; 559 State->GetGroupRegs(AntiDepGroupIndex, Regs, &RegRefs); 560 assert(Regs.size() > 0 && "Empty register group!"); 561 if (Regs.size() == 0) 571 for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 572 unsigned Reg = Regs[i] [all...] |
LocalStackSlotAllocation.cpp | 197 lookupCandidateBaseReg(const SmallVector<std::pair<unsigned, int64_t>, 8> &Regs, 203 unsigned e = Regs.size(); 205 RegOffset = Regs[i];
|
/external/llvm/lib/Target/ARM/ |
ARMFrameLowering.cpp | 578 SmallVector<std::pair<unsigned,bool>, 4> Regs; 610 Regs.push_back(std::make_pair(Reg, isKill)); 613 if (Regs.empty()) 615 if (Regs.size() > 1 || StrOpc== 0) { 619 for (unsigned i = 0, e = Regs.size(); i < e; ++i) 620 MIB.addReg(Regs[i].first, getKillRegState(Regs[i].second)); 621 } else if (Regs.size() == 1) { 624 .addReg(Regs[0].first, getKillRegState(Regs[0].second) [all...] |
ARMLoadStoreOptimizer.cpp | 97 ArrayRef<std::pair<unsigned, bool> > Regs, 279 /// registers in Regs as the register operands that would be loaded / stored. 287 ArrayRef<std::pair<unsigned, bool> > Regs, 290 unsigned NumRegs = Regs.size(); 320 NewBase = Regs[NumRegs-1].first; 353 MIB = MIB.addReg(Regs[i].first, getDefRegState(isDef) 354 | getKillRegState(Regs[i].second)); 393 SmallVector<std::pair<unsigned, bool>, 8> Regs; 400 Regs.push_back(std::make_pair(Reg, isKill)); 416 Pred, PredReg, Scratch, dl, Regs, ImpDefs) [all...] |
Thumb2SizeReduction.cpp | 192 for (const uint16_t *Regs = MCID.getImplicitDefs(); *Regs; ++Regs) 193 if (*Regs == ARM::CPSR) 603 // Early exit if the regs aren't all low regs. [all...] |
/external/llvm/lib/Transforms/Scalar/ |
LoopStrengthReduce.cpp | 798 SmallPtrSet<const SCEV *, 16> &Regs, 810 SmallPtrSet<const SCEV *, 16> &Regs, 814 SmallPtrSet<const SCEV *, 16> &Regs, 824 SmallPtrSet<const SCEV *, 16> &Regs, 846 if (!Regs.count(AR->getOperand(1))) { 847 RateRegister(AR->getOperand(1), Regs, L, SE, DT); 870 /// that refers to one of those regs an instant loser. 872 SmallPtrSet<const SCEV *, 16> &Regs, 880 if (Regs.insert(Reg)) { 881 RateRegister(Reg, Regs, L, SE, DT) [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGBuilder.cpp | 573 /// Regs - This list holds the registers assigned to the values. 577 SmallVector<unsigned, 4> Regs; 581 RegsForValue(const SmallVector<unsigned, 4> ®s, 583 : ValueVTs(1, valuevt), RegVTs(1, regvt), Regs(regs) {} 594 Regs.push_back(Reg + i); 614 Regs.append(RHS.Regs.begin(), RHS.Regs.end()); 669 P = DAG.getCopyFromReg(Chain, dl, Regs[Part+i], RegisterVT) [all...] |
/external/llvm/lib/Target/ARM/AsmParser/ |
ARMAsmParser.cpp | [all...] |