/external/llvm/utils/TableGen/ |
CallingConvEmitter.cpp | 86 ListInit *VTs = Action->getValueAsListInit("VTs"); 87 for (unsigned i = 0, e = VTs->getSize(); i != e; ++i) { 88 Record *VT = VTs->getElementAsRecord(i);
|
DAGISelMatcherOpt.cpp | 141 const SmallVectorImpl<MVT::SimpleValueType> &VTs = EN->getVTList(); 144 VTs, Operands,
|
CodeGenRegisters.h | 277 SmallVector<MVT::SimpleValueType, 4> VTs; 290 ArrayRef<MVT::SimpleValueType> getValueTypes() const {return VTs;} 291 unsigned getNumValueTypes() const { return VTs.size(); } 294 if (VTNum < VTs.size()) 295 return VTs[VTNum];
|
DAGISelMatcher.h | [all...] |
/external/llvm/lib/Target/SystemZ/ |
SystemZSelectionDAGInfo.cpp | 160 SDVTList VTs = DAG.getVTList(MVT::Other, MVT::Glue); 171 return DAG.getNode(SystemZISD::CLC_LOOP, DL, VTs, Chain, Src1, Src2, 174 return DAG.getNode(SystemZISD::CLC, DL, VTs, Chain, Src1, Src2, 212 SDVTList VTs = DAG.getVTList(PtrVT, MVT::Other, MVT::Glue); 218 SDValue End = DAG.getNode(SystemZISD::SEARCH_STRING, DL, VTs, Chain, 231 VTs = DAG.getVTList(PtrVT, MVT::Glue); 232 End = DAG.getNode(SystemZISD::SELECT_CCMASK, DL, VTs, Ops); 241 SDVTList VTs = DAG.getVTList(Dest.getValueType(), MVT::Other); 242 SDValue EndDest = DAG.getNode(SystemZISD::STPCPY, DL, VTs, Chain, Dest, Src, 252 SDVTList VTs = DAG.getVTList(Src1.getValueType(), MVT::Other, MVT::Glue) [all...] |
SystemZISelLowering.cpp | [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
ScheduleDAGSDNodes.cpp | 137 SmallVectorImpl<EVT> &VTs, 146 SDVTList VTList = DAG->getVTList(VTs); 164 SmallVector<EVT, 4> VTs; 179 VTs.push_back(N->getValueType(I)); 182 VTs.push_back(MVT::Glue); 184 CloneNodeWithValues(N, DAG, VTs, Glue); 196 SmallVector<EVT, 4> VTs; 198 VTs.push_back(N->getValueType(I)); 200 CloneNodeWithValues(N, DAG, VTs); [all...] |
SelectionDAGISel.cpp | [all...] |
LegalizeIntegerTypes.cpp | 209 SDVTList VTs = DAG.getVTList(N->getValueType(0), SVT, MVT::Other); 211 ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS, SDLoc(N), N->getMemoryVT(), VTs, 222 SDVTList VTs = 225 N->getOpcode(), SDLoc(N), N->getMemoryVT(), VTs, N->getChain(), 698 SDVTList VTs = DAG.getVTList(LHS.getValueType(), N->getValueType(1)); 699 SDValue Mul = DAG.getNode(N->getOpcode(), DL, VTs, LHS, RHS); [all...] |
SelectionDAG.cpp | 56 static SDVTList makeVTList(const EVT *VTs, unsigned NumVTs) { 57 SDVTList Res = {VTs, NumVTs}; 363 ID.AddPointer(VTList.VTs); [all...] |
DAGCombiner.cpp | [all...] |
/external/llvm/include/llvm/Target/ |
TargetRegisterInfo.h | 45 const vt_iterator VTs; 105 for(int i = 0; VTs[i] != MVT::Other; ++i) 106 if (EVT(VTs[i]) == vt) 114 return VTs; 118 vt_iterator I = VTs; [all...] |
/external/llvm/include/llvm/CodeGen/ |
SelectionDAG.h | 47 const EVT *VTs; 53 FastID(ID), VTs(VT), NumVTs(Num) { 57 SDVTList result = {VTs, NumVTs}; 394 SDVTList getVTList(ArrayRef<EVT> VTs); 496 SDVTList VTs = getVTList(MVT::Other, MVT::Glue); 498 return getNode(ISD::CopyToReg, dl, VTs, 505 SDVTList VTs = getVTList(MVT::Other, MVT::Glue); 507 return getNode(ISD::CopyToReg, dl, VTs, 512 SDVTList VTs = getVTList(VT, MVT::Other); 514 return getNode(ISD::CopyFromReg, dl, VTs, Ops) [all...] |
SelectionDAGNodes.h | 79 const EVT *VTs; 741 SDNode(unsigned Opc, unsigned Order, const DebugLoc dl, SDVTList VTs, 746 ValueList(VTs.VTs), UseList(nullptr), 747 NumOperands(Ops.size()), NumValues(VTs.NumVTs), 758 SDNode(unsigned Opc, unsigned Order, const DebugLoc dl, SDVTList VTs) 760 SubclassData(0), NodeId(-1), OperandList(nullptr), ValueList(VTs.VTs), 761 UseList(nullptr), NumOperands(0), NumValues(VTs.NumVTs), debugLoc(dl), 946 UnarySDNode(unsigned Opc, unsigned Order, DebugLoc dl, SDVTList VTs, [all...] |
/external/llvm/lib/Target/MSP430/ |
MSP430ISelLowering.cpp | [all...] |
/external/llvm/lib/Target/NVPTX/ |
NVPTXISelDAGToDAG.cpp | [all...] |
NVPTXISelLowering.cpp | [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelDAGToDAG.cpp | [all...] |
X86InstrInfo.cpp | [all...] |
/external/llvm/lib/Target/XCore/ |
XCoreISelLowering.cpp | [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcISelLowering.cpp | [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64ISelLowering.cpp | [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.cpp | [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | [all...] |