HomeSort by relevance Sort by last modified time
    Searched refs:lwu (Results 1 - 22 of 22) sorted by null

  /external/llvm/test/MC/Mips/
micromips-loadstore-instructions.s 22 # CHECK-EL: lwu $2, 8($4) # encoding: [0x44,0x60,0x08,0xe0]
36 # CHECK-EB: lwu $2, 8($4) # encoding: [0x60,0x44,0xe0,0x08]
47 lwu $2, 8($4)
  /external/llvm/test/MC/Mips/mips2/
invalid-mips4-wrong-error.s 10 lwu $s3,-24086($v1) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
invalid-mips3-wrong-error.s 14 lwu $s3,-24086($v1) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
  /external/llvm/test/MC/Mips/mips1/
invalid-mips3-wrong-error.s 16 lwu $s3,-24086($v1) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
invalid-mips4-wrong-error.s 16 lwu $s3,-24086($v1) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
  /external/chromium_org/v8/src/ic/mips64/
ic-mips64.cc 235 __ lwu(hash, FieldMemOperand(key, Name::kHashFieldOffset));
501 __ lwu(a4, FieldMemOperand(key, Name::kHashFieldOffset));
546 __ lwu(a5, MemOperand(at, kPointerSize / 2 * i));
    [all...]
  /external/chromium_org/v8/src/mips64/
macro-assembler-mips64.cc 1066 lwu(rd, rs);
    [all...]
regexp-macro-assembler-mips64.cc     [all...]
builtins-mips64.cc 386 __ lwu(a4, bit_field3);
457 __ lwu(a0, FieldMemOperand(a2, Map::kInstanceSizesOffset));
    [all...]
codegen-mips64.cc     [all...]
lithium-codegen-mips64.cc     [all...]
assembler-mips64.h 823 void lwu(Register rd, const MemOperand& rs);
    [all...]
code-stubs-mips64.cc 399 __ lwu(a6, FieldMemOperand(a0, HeapNumber::kExponentOffset));
408 __ lwu(a7, FieldMemOperand(a0, HeapNumber::kMantissaOffset));
    [all...]
full-codegen-mips64.cc     [all...]
assembler-mips64.cc 1843 void Assembler::lwu(Register rd, const MemOperand& rs) { function in class:v8::Assembler
    [all...]
  /external/llvm/test/MC/Mips/mips3/
valid.s 111 lwu $s3,-24086($v1)
  /external/llvm/test/MC/Mips/mips4/
valid.s 114 lwu $s3,-24086($v1)
  /external/llvm/test/MC/Mips/mips5/
valid.s 115 lwu $s3,-24086($v1)
  /external/llvm/test/MC/Mips/mips64/
valid.s 120 lwu $s3,-24086($v1)
  /external/llvm/test/MC/Mips/mips64r2/
valid.s 134 lwu $s3,-24086($v1)
  /external/chromium_org/v8/test/cctest/
test-assembler-mips64.cc     [all...]
  /external/qemu/target-mips/
translate.c 904 OP_LD(lwu,ld32u);
    [all...]

Completed in 793 milliseconds