/external/llvm/lib/Target/PowerPC/MCTargetDesc/ |
PPCMCTargetDesc.cpp | 237 const MCInstrInfo &MII, 239 return new PPCInstPrinter(MAI, MII, MRI, T.isOSDarwin());
|
/external/llvm/lib/Target/X86/Disassembler/ |
X86Disassembler.cpp | 47 const void *mii) { 48 const MCInstrInfo *MII = static_cast<const MCInstrInfo *>(mii); 49 return MII->getName(Opcode); 81 std::unique_ptr<const MCInstrInfo> MII) 82 : MCDisassembler(STI, Ctx), MII(std::move(MII)) { 155 (const void *)MII.get(), Address, fMode); [all...] |
/external/llvm/lib/Target/X86/InstPrinter/ |
X86ATTInstPrinter.h | 26 X86ATTInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, 28 : MCInstPrinter(MAI, MII, MRI) {}
|
X86IntelInstPrinter.h | 26 X86IntelInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, 28 : MCInstPrinter(MAI, MII, MRI) {}
|
X86ATTInstPrinter.cpp | 42 const MCInstrDesc &Desc = MII.get(MI->getOpcode());
|
X86IntelInstPrinter.cpp | 38 const MCInstrDesc &Desc = MII.get(MI->getOpcode());
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/ia64/ |
dv-imply.d | 31 70: 62 08 06 04 02 38 \[MII\] \(p03\) cmp\.eq\.unc p1,p2=r1,r2
|
/external/llvm/lib/CodeGen/ |
RegisterCoalescer.cpp | [all...] |
PeepholeOptimizer.cpp | [all...] |
RegAllocFast.cpp | 799 MachineBasicBlock::iterator MII = MBB->begin(); 804 definePhysReg(MII, LI.PhysReg, regReserved); 810 while (MII != MBB->end()) { 811 MachineInstr *MI = MII++; [all...] |
LiveIntervalAnalysis.cpp | [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCCTRLoops.cpp | 685 for (MachineBasicBlock::iterator MII = MBB->getFirstTerminator(), 686 MIIE = MBB->end(); MII != MIIE; ++MII) { 687 unsigned Opc = MII->getOpcode(); 690 if (!verifyCTRBranch(MBB, MII))
|
PPCAsmPrinter.cpp | 339 MachineBasicBlock::const_iterator MII(MI); 340 ++MII; 342 if (MII == MBB.end() || MII->isCall() || 343 MII->getOpcode() == PPC::DBG_VALUE || 344 MII->getOpcode() == TargetOpcode::PATCHPOINT || 345 MII->getOpcode() == TargetOpcode::STACKMAP) 347 ++MII; [all...] |
/external/llvm/lib/Target/AMDGPU/ |
SIInstrInfo.cpp | [all...] |
/external/llvm/lib/Target/X86/AsmParser/ |
X86AsmInstrumentation.cpp | 189 const MCInstrInfo &MII, 191 InstrumentMOVS(Inst, Operands, Ctx, MII, Out); 195 InstrumentMOV(Inst, Operands, Ctx, MII, Out); 231 MCContext &Ctx, const MCInstrInfo &MII, MCStreamer &Out); 233 MCContext &Ctx, const MCInstrInfo &MII, MCStreamer &Out); 352 MCContext &Ctx, const MCInstrInfo &MII, 379 const MCInstrInfo &MII, 415 const bool IsWrite = MII.get(Inst.getOpcode()).mayStore(); [all...] |
/external/llvm/tools/llvm-dwp/ |
llvm-dwp.cpp | 389 std::unique_ptr<MCInstrInfo> MII(TheTarget->createMCInstrInfo()); 390 if (!MII) 398 MCCodeEmitter *MCE = TheTarget->createMCCodeEmitter(*MII, *MRI, MC);
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
ARMMCTargetDesc.cpp | 233 const MCInstrInfo &MII, 236 return new ARMInstPrinter(MAI, MII, MRI);
|
/external/llvm/lib/Target/Hexagon/ |
HexagonFrameLowering.cpp | [all...] |
HexagonInstrInfo.cpp | [all...] |
/external/llvm/lib/Target/SystemZ/MCTargetDesc/ |
SystemZMCTargetDesc.cpp | 213 const MCInstrInfo &MII, 215 return new SystemZInstPrinter(MAI, MII, MRI);
|
/external/llvm/lib/Target/ARM/ |
Thumb2SizeReduction.cpp | [all...] |
/external/llvm/lib/Target/AMDGPU/InstPrinter/ |
AMDGPUInstPrinter.cpp | 224 if (MII.get(MI->getOpcode()).TSFlags & SIInstrFlags::VOP3) 310 const MCInstrDesc &Desc = MII.get(MI->getOpcode()); 333 const MCInstrDesc &Desc = MII.get(MI->getOpcode());
|
/external/llvm/tools/sancov/ |
sancov.cc | 279 std::unique_ptr<const MCInstrInfo> MII(TheTarget->createMCInstrInfo()); 280 FailIfEmpty(MII, "no instruction info for target " + TripleName); 283 TheTarget->createMCInstrAnalysis(MII.get()));
|
/external/llvm/lib/CodeGen/AsmPrinter/ |
AsmPrinterInlineAsm.cpp | 134 std::unique_ptr<MCInstrInfo> MII(TM.getTarget().createMCInstrInfo()); 136 STI, *Parser, *MII, MCOptions));
|
/external/clang/lib/Parse/ |
ParseStmtAsm.cpp | 530 std::unique_ptr<llvm::MCInstrInfo> MII(TheTarget->createMCInstrInfo()); 552 TheTarget->createMCAsmParser(*STI, *Parser, *MII, MCOptions)); 555 TheTarget->createMCInstPrinter(llvm::Triple(TT), 1, *MAI, *MII, *MRI)); 577 MII.get(), IP.get(), Callback))
|