| /toolchain/binutils/binutils-2.27/gas/testsuite/gas/mri/ |
| char.d | 2 #name: MRI character constants
5 # Test MRI character constants
|
| comment.d | 2 #name: MRI comments
5 # Test MRI comments
|
| common.d | 2 #name: MRI common sections
5 # Test MRI common sections
|
| equ.d | 2 #name: MRI EQU
5 # Test the MRI EQU directive
|
| label.d | 2 #name: MRI label
5 # Test using an MRI style label
|
| equ.s | 1 # Test the MRI EQU directive
|
| expr.d | 2 #name: MRI expressions
5 # Test expressions in MRI mode
|
| float.d | 2 #name: MRI floating point constants
5 # Test MRI floating point constants
|
| char.s | 1 ; Test MRI style character constants.
|
| label.s | 1 ; Test using an MRI style label
2 * Also test MRI style comments
|
| semi.d | 2 #name: MRI semi
|
| expr.s | 1 ; Test expressions in MRI mode
|
| for.s | 1 ; Test MRI structured for pseudo-op.
|
| while.s | 1 ; Test MRI structured while pseudo-op.
|
| /external/llvm/lib/Target/PowerPC/ |
| PPCVSXCopy.cpp | 57 MachineRegisterInfo &MRI) {
59 return RC->hasSubClassEq(MRI.getRegClass(Reg));
67 bool IsVSReg(unsigned Reg, MachineRegisterInfo &MRI) {
68 return IsRegInClass(Reg, &PPC::VSRCRegClass, MRI);
71 bool IsVRReg(unsigned Reg, MachineRegisterInfo &MRI) {
72 return IsRegInClass(Reg, &PPC::VRRCRegClass, MRI);
75 bool IsF8Reg(unsigned Reg, MachineRegisterInfo &MRI) {
76 return IsRegInClass(Reg, &PPC::F8RCRegClass, MRI);
79 bool IsVSFReg(unsigned Reg, MachineRegisterInfo &MRI) {
80 return IsRegInClass(Reg, &PPC::VSFRCRegClass, MRI);
[all...] |
| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| ARMAsmBackendDarwin.h | 18 const MCRegisterInfo &MRI;
22 const MCRegisterInfo &MRI, MachO::CPUSubTypeARM st)
23 : ARMAsmBackend(T, TT, /* IsLittleEndian */ true), MRI(MRI), Subtype(st) {
|
| /external/llvm/lib/Target/AArch64/ |
| AArch64AdvSIMDScalarPass.cpp | 72 MachineRegisterInfo *MRI;
113 const MachineRegisterInfo *MRI) {
117 return MRI->getRegClass(Reg)->hasSuperClassEq(&AArch64::GPR64RegClass);
122 const MachineRegisterInfo *MRI) {
124 return (MRI->getRegClass(Reg)->hasSuperClassEq(&AArch64::FPR64RegClass) &&
126 (MRI->getRegClass(Reg)->hasSuperClassEq(&AArch64::FPR128RegClass) &&
136 const MachineRegisterInfo *MRI,
153 MRI) &&
154 isGPR64(MI->getOperand(1).getReg(), MI->getOperand(1).getSubReg(), MRI))
157 MRI) &
[all...] |
| /external/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| AMDGPUMCTargetDesc.h | 39 const MCRegisterInfo &MRI,
43 const MCRegisterInfo &MRI,
46 MCAsmBackend *createAMDGPUAsmBackend(const Target &T, const MCRegisterInfo &MRI,
|
| /external/llvm/lib/Target/BPF/MCTargetDesc/ |
| BPFMCTargetDesc.h | 39 const MCRegisterInfo &MRI,
42 const MCRegisterInfo &MRI,
45 MCAsmBackend *createBPFAsmBackend(const Target &T, const MCRegisterInfo &MRI,
47 MCAsmBackend *createBPFbeAsmBackend(const Target &T, const MCRegisterInfo &MRI,
|
| /prebuilts/clang/host/darwin-x86/clang-4393122/include/llvm/CodeGen/GlobalISel/ |
| Utils.h | 43 MachineRegisterInfo &MRI,
51 bool isTriviallyDead(const MachineInstr &MI, const MachineRegisterInfo &MRI);
65 const MachineRegisterInfo &MRI);
67 const MachineRegisterInfo &MRI);
|
| /prebuilts/clang/host/darwin-x86/clang-4479392/include/llvm/CodeGen/GlobalISel/ |
| Utils.h | 43 MachineRegisterInfo &MRI,
51 bool isTriviallyDead(const MachineInstr &MI, const MachineRegisterInfo &MRI);
65 const MachineRegisterInfo &MRI);
67 const MachineRegisterInfo &MRI);
|
| /prebuilts/clang/host/linux-x86/clang-4393122/include/llvm/CodeGen/GlobalISel/ |
| Utils.h | 43 MachineRegisterInfo &MRI,
51 bool isTriviallyDead(const MachineInstr &MI, const MachineRegisterInfo &MRI);
65 const MachineRegisterInfo &MRI);
67 const MachineRegisterInfo &MRI);
|
| /prebuilts/clang/host/linux-x86/clang-4479392/include/llvm/CodeGen/GlobalISel/ |
| Utils.h | 43 MachineRegisterInfo &MRI,
51 bool isTriviallyDead(const MachineInstr &MI, const MachineRegisterInfo &MRI);
65 const MachineRegisterInfo &MRI);
67 const MachineRegisterInfo &MRI);
|
| /prebuilts/clang/host/darwin-x86/clang-4053586/prebuilt_include/llvm/include/llvm/CodeGen/GlobalISel/ |
| InstructionSelector.h | 66 const MachineRegisterInfo &MRI) const;
69 const MachineRegisterInfo &MRI) const;
|
| /prebuilts/clang/host/linux-x86/clang-4053586/prebuilt_include/llvm/include/llvm/CodeGen/GlobalISel/ |
| InstructionSelector.h | 66 const MachineRegisterInfo &MRI) const;
69 const MachineRegisterInfo &MRI) const;
|
