/external/llvm/lib/Target/ARM/ |
ARMFrameLowering.cpp | 376 if (Reg == ARM::D8) 378 if (Reg < ARM::D8 || Reg >= ARM::D8 + AFI->getNumAlignedDPRCS2Regs()) 615 (Reg < ARM::D8 || Reg >= ARM::D8 + AFI->getNumAlignedDPRCS2Regs())) { [all...] |
/external/libhevc/common/arm/ |
ihevc_sao_edge_offset_class0.s | 83 vpush {d8 - d15} 132 VMOV.8 D8[0],r12 @vsetq_lane_s8(pu1_avail[0], au1_mask, 0) 137 VMOV.8 D8[0],r12 @au1_mask = vsetq_lane_s8(-1, au1_mask, 0) 284 VMOV.8 D8[0],r12 @vsetq_lane_s8(pu1_avail[0], au1_mask, 0) 289 VMOV.8 D8[0],r12 @au1_mask = vsetq_lane_s8(-1, au1_mask, 0) 296 VMOV.8 D8[7],r11 @au1_mask = vsetq_lane_s8(pu1_avail[1], au1_mask, 15) 350 vpop {d8 - d15}
|
ihevc_sao_band_offset_luma.s | 78 vpush {d8 - d15} 134 VADD.I8 D8,D4,D31 @band_table.val[3] = vadd_u8(band_table.val[3], band_pos) 145 VADD.I8 D4,D8,D26 @band_table.val[3] = vadd_u8(band_table.val[3], vdup_n_u8(pi1_sao_offset[4])) 236 vpop {d8 - d15}
|
/external/google-breakpad/src/processor/ |
synth_minidump.cc | 62 D8(system_info.number_of_processors); 63 D8(system_info.product_type);
|
/external/libhevc/decoder/arm/ |
ihevcd_fmt_conv_420sp_to_rgba8888.s | 204 VQSHRN.S32 D8,Q4,#13 @//D8 = (U-128)*C4>>13 4 16-BIT VALUES 335 VQSHRN.S32 D8,Q4,#13 @//D8 = (U-128)*C4>>13 4 16-BIT VALUES
|
/external/llvm/lib/Target/AArch64/Utils/ |
AArch64BaseInfo.h | 120 case AArch64::D8: return AArch64::B8; 160 case AArch64::B8: return AArch64::D8;
|
/external/vogar/src/vogar/android/ |
AndroidSdk.java | 49 private static final String D8_COMMAND_NAME = "d8-compat-dx"; 324 case D8: 340 if (dexer == Dexer.D8 && output.toString().endsWith(".jar")) { 344 throw new RuntimeException("Error while fixing d8 output", e); 353 * d8-compat-dx only produces a jar file containing dex and none of the input resources, and
|
/toolchain/binutils/binutils-2.27/ld/testsuite/ld-frv/ |
fdpic-pie-8.d | 34 [0-9a-f ]+<D8>:
|
fdpic-shared-8.d | 34 [0-9a-f ]+<D8>:
|
fdpic-shared-local-8.d | 34 [0-9a-f ]+<D8>:
|
fdpic-static-8.d | 62 [0-9a-f ]+<D8>:
|
/art/compiler/jni/quick/arm64/ |
calling_convention_arm64.cc | 78 Arm64ManagedRegister::FromDRegister(D8),
|
/art/compiler/jni/quick/mips/ |
calling_convention_mips.cc | 48 static const DRegister kManagedDArgumentRegisters[] = { D4, D5, D6, D7, D8, D9 };
|
/build/soong/java/ |
dex.go | 97 var d8 = pctx.AndroidStaticRule("d8", var 131 // Translate all the DX flags to D8 ones until all the build files have been migrated 132 // to D8 flags. See: b/69377755 260 rule = d8 261 desc = "d8"
|
/external/google-breakpad/src/common/linux/ |
file_id_unittest.cc | 137 text.D8(i * 3);
|
/external/llvm/lib/Target/Hexagon/ |
HexagonFrameLowering.h | 63 { Hexagon::R17, -4 }, { Hexagon::R16, -8 }, { Hexagon::D8, -8 },
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/MCTargetDesc/ |
ARMBaseInfo.h | 163 case R8: case S8: case D8: case Q8: return 8;
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/ |
X86BaseInfo.h | 283 // D8-DF - These escape opcodes are used by the floating point unit. These 285 D8 = 3 << Op0Shift, D9 = 4 << Op0Shift,
|
/frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV7/ |
scale_sig_neon.s | 101 VSHLL.S16 Q10, D8, #16
|
/prebuilts/go/darwin-x86/src/cmd/vendor/golang.org/x/arch/x86/x86asm/ |
xed_test.go | 149 // DC D4: xed says 'fcom st0, st4' but that instruction is D8 D4. 154 // DE D4: xed says 'fcomp st0, st4' but that instruction is D8 D4.
|
/prebuilts/go/linux-x86/src/cmd/vendor/golang.org/x/arch/x86/x86asm/ |
xed_test.go | 149 // DC D4: xed says 'fcom st0, st4' but that instruction is D8 D4. 154 // DE D4: xed says 'fcomp st0, st4' but that instruction is D8 D4.
|
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/m68hc11/ |
indexed12.d | 82 anda D8\-D7,sp ; \-> anda 15,sp \(5\-bit offset\), data seg 84 eora D7\-D8,sp ; \-> eora \-15,sp \(5\-bit offset\), data seg
|
/external/google-breakpad/src/common/ |
stabs_reader_unittest.cc | 153 D8(type); 154 D8(other);
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
ARMBaseRegisterInfo.cpp | 78 ARM::D11, ARM::D10, ARM::D9, ARM::D8, 89 ARM::D11, ARM::D10, ARM::D9, ARM::D8, 726 case ARM::D9: return ARM::D8; 779 case ARM::D8: return ARM::D9; [all...] |
/external/swiftshader/third_party/LLVM/utils/TableGen/ |
X86RecognizableInstr.cpp | 67 D8 = 3, D9 = 4, DA = 5, DB = 6, 878 case X86Local::D8: 895 opcodeToSet = 0xd8 + (Prefix - X86Local::D8); [all...] |