OpenGrok
Home
Sort by relevance
Sort by last modified time
Full Search
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:PMU_BASE
(Results
1 - 16
of
16
) sorted by null
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/m0/src/
suspend.c
19
status_value = mmio_read_32(
PMU_BASE
+ PMU_POWER_ST);
21
mmio_clrbits_32(
PMU_BASE
+ PMU_PWRMODE_CON, 0x01);
dram.c
21
mmio_setbits_32(
PMU_BASE
+ PMU_BUS_IDLE_REQ,
23
while ((mmio_read_32(
PMU_BASE
+ PMU_BUS_IDLE_ST) &
31
mmio_clrbits_32(
PMU_BASE
+ PMU_BUS_IDLE_REQ,
33
while (mmio_read_32(
PMU_BASE
+ PMU_BUS_IDLE_ST) &
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/pmu/
pmu.c
30
regs_updata_bit_set(
PMU_BASE
+ PMU_SFT_CON, pmu_sft_l2flsh_clst_b);
33
while (!(mmio_read_32(
PMU_BASE
+ PMU_CORE_PWR_ST)
38
mmio_read_32(
PMU_BASE
+ PMU_CORE_PWR_ST));
41
regs_updata_bit_clr(
PMU_BASE
+ PMU_SFT_CON, pmu_sft_l2flsh_clst_b);
143
val = mmio_read_32(
PMU_BASE
+ PMU_BUS_IDE_REQ);
149
mmio_write_32(
PMU_BASE
+ PMU_BUS_IDE_REQ, val);
151
while ((mmio_read_32(
PMU_BASE
+
156
mmio_read_32(
PMU_BASE
+ PMU_BUS_IDE_ST),
165
regs_updata_bit_clr(
PMU_BASE
+ PMU_SFT_CON, pmu_sft_acinactm_clst_b);
173
if ((mmio_read_32(
PMU_BASE
+ PMU_PWRDN_ST)
[
all
...]
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/common/drivers/pmu/
pmu_com.h
11
#define CHECK_CPU_WFIE_BASE (
PMU_BASE
+ PMU_CORE_PWR_ST)
40
uint32_t pwrdn_st = mmio_read_32(
PMU_BASE
+ PMU_PWRDN_ST) & BIT(pd);
56
val = mmio_read_32(
PMU_BASE
+ PMU_PWRDN_CON);
62
mmio_write_32(
PMU_BASE
+ PMU_PWRDN_CON, val);
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pmu/
pmu.c
77
mmio_clrsetbits_32(
PMU_BASE
+ PMU_BUS_IDLE_REQ, bus_id, bus_req);
80
bus_state = mmio_read_32(
PMU_BASE
+ PMU_BUS_IDLE_ST) & bus_id;
81
bus_ack = mmio_read_32(
PMU_BASE
+ PMU_BUS_IDLE_ACK) & bus_id;
88
mmio_read_32(
PMU_BASE
+ PMU_BUS_IDLE_ST),
91
mmio_read_32(
PMU_BASE
+ PMU_BUS_IDLE_ACK),
324
pmu_powerdomain_state = mmio_read_32(
PMU_BASE
+ PMU_PWRDN_ST);
397
mmio_setbits_32(
PMU_BASE
+ PMU_SFT_CON, BIT(L2_FLUSH_REQ_CLUSTER_B));
404
while (!(mmio_read_32(
PMU_BASE
+ PMU_CORE_PWR_ST) &
412
mmio_clrbits_32(
PMU_BASE
+ PMU_SFT_CON, BIT(L2_FLUSH_REQ_CLUSTER_B));
419
if ((mmio_read_32(
PMU_BASE
+ PMU_PWRDN_ST)
[
all
...]
plat_pmu_macros.S
90
mov x5,
PMU_BASE
117
mov x5,
PMU_BASE
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/pmu/
pmu.c
37
pd_reg = mmio_read_32(
PMU_BASE
+ PMU_PWRDN_CON) & BIT(cpu_id);
38
apm_reg = mmio_read_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id)) &
60
mmio_write_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id),
65
mmio_write_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id),
76
mmio_write_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id),
95
mmio_write_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id),
103
mmio_write_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id),
176
mmio_write_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id), CORES_PM_DISABLE);
185
mmio_write_32(
PMU_BASE
+ PMU_CPUAPM_CON(cpu_id), CORES_PM_DISABLE);
506
mmio_setbits_32(
PMU_BASE
+ PMU_SFT_CON, BIT(0))
[
all
...]
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/
rk3368_def.h
31
#define
PMU_BASE
0xff730000
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/
rk3328_def.h
21
#define
PMU_BASE
0xff140000
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/include/shared/
addressmap_shared.h
26
#define
PMU_BASE
(MMIO_BASE + 0x07310000)
/external/u-boot/arch/arm/mach-rockchip/
rk3288-board-spl.c
292
#define
PMU_BASE
0xff730000
295
struct rk3288_pmu *const pmu = (void *)
PMU_BASE
;
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/soc/
soc.c
22
MAP_REGION_FLAT(
PMU_BASE
, PMU_SIZE,
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/soc/
soc.c
29
MAP_REGION_FLAT(
PMU_BASE
, PMU_SIZE,
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/dram/
suspend.c
587
mmio_setbits_32(
PMU_BASE
+ PMU_PWRMODE_CON, (1 << 19));
589
mmio_setbits_32(
PMU_BASE
+ PMU_PWRMODE_CON, (1 << 23));
dfs.c
[
all
...]
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/ddr/
ddr_rk3368.c
425
p_ddr_reg->retendisaddr =
PMU_BASE
+ PMU_PWRMD_COM;
Completed in 116 milliseconds