/external/llvm/lib/Target/AArch64/ |
AArch64StorePairSuppress.cpp | 148 unsigned BaseReg; 150 if (TII->getLdStBaseRegImmOfs(&MI, BaseReg, Offset, TRI)) { 151 if (PrevBaseReg == BaseReg) { 160 PrevBaseReg = BaseReg;
|
AArch64RegisterInfo.h | 78 void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, 81 void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
AArch64LoadStoreOptimizer.cpp | 396 unsigned BaseReg = FirstMI->getOperand(1).getReg(); 404 if (FirstMI->modifiesRegister(BaseReg, TRI)) 439 if (BaseReg == MIBaseReg && ((Offset == MIOffset + OffsetStride) || 513 if (ModifiedRegs[BaseReg]) 606 static bool isMatchingUpdateInsn(MachineInstr *MI, unsigned BaseReg, 625 if (MI->getOperand(0).getReg() == BaseReg && 626 MI->getOperand(1).getReg() == BaseReg && 647 unsigned BaseReg = MemMI->getOperand(1).getReg(); 653 if (DestReg == BaseReg || TRI->isSubRegister(BaseReg, DestReg) [all...] |
AArch64RegisterInfo.cpp | 283 /// Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx 286 unsigned BaseReg, 297 MRI.constrainRegClass(BaseReg, TII->getRegClass(MCID, 0, this, MF)); 300 BuildMI(*MBB, Ins, DL, MCID, BaseReg) 306 void AArch64RegisterInfo::resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, 315 bool Done = rewriteAArch64FrameIndex(MI, i, BaseReg, Off, TII);
|
/external/llvm/lib/Target/ARM/ |
Thumb1RegisterInfo.h | 50 void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
Thumb2InstrInfo.cpp | 214 unsigned DestReg, unsigned BaseReg, int NumBytes, 217 if (NumBytes == 0 && DestReg != BaseReg) { 219 .addReg(BaseReg, RegState::Kill) 229 if (DestReg != ARM::SP && DestReg != BaseReg && 251 .addReg(BaseReg, RegState::Kill) 258 .addReg(BaseReg, RegState::Kill) 269 if (DestReg == ARM::SP && BaseReg != ARM::SP) { 272 .addReg(BaseReg).setMIFlags(MIFlags)); 273 BaseReg = ARM::SP; 278 if (BaseReg == ARM::SP) [all...] |
Thumb1RegisterInfo.cpp | 84 /// a destreg = basereg + immediate in Thumb code. Materialize the immediate 91 unsigned DestReg, unsigned BaseReg, 98 (BaseReg != 0 && !isARMLowRegister(BaseReg)); 110 assert(BaseReg == ARM::SP && "Unexpected!"); 133 MIB.addReg(BaseReg).addReg(LdReg, RegState::Kill); 135 MIB.addReg(LdReg).addReg(BaseReg, RegState::Kill); 164 /// a destreg = basereg + immediate in Thumb code. 168 unsigned DestReg, unsigned BaseReg, 184 if (DestReg == BaseReg && BaseReg == ARM::SP) [all...] |
ARMBaseRegisterInfo.h | 151 unsigned BaseReg, int FrameIdx, 153 void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
ARMBaseRegisterInfo.cpp | 577 /// materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to 581 unsigned BaseReg, int FrameIdx, 596 MRI.constrainRegClass(BaseReg, TII.getRegClass(MCID, 0, this, MF)); 598 MachineInstrBuilder MIB = AddDefaultPred(BuildMI(*MBB, Ins, DL, MCID, BaseReg) 605 void ARMBaseRegisterInfo::resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, 624 Done = rewriteARMFrameIndex(MI, i, BaseReg, Off, TII); 627 Done = rewriteT2FrameIndex(MI, i, BaseReg, Off, TII);
|
ARMLoadStoreOptimizer.cpp | [all...] |
Thumb2SizeReduction.cpp | 127 // ARM::t2STM (with no basereg writeback) has no Thumb1 equivalent 418 unsigned BaseReg = MI->getOperand(0).getReg(); 419 if (!isARMLowRegister(BaseReg) || Entry.WideOpc != ARM::t2LDMIA) 426 if (MI->getOperand(i).getReg() == BaseReg) { 440 unsigned BaseReg = MI->getOperand(1).getReg(); 441 if (BaseReg != ARM::SP) 454 unsigned BaseReg = MI->getOperand(1).getReg(); 455 if (BaseReg == ARM::SP && 460 } else if (!isARMLowRegister(BaseReg) || [all...] |
ARMBaseInstrInfo.h | 398 /// instructions to materializea destreg = basereg + immediate in ARM / Thumb2 402 unsigned DestReg, unsigned BaseReg, int NumBytes, 408 unsigned DestReg, unsigned BaseReg, int NumBytes, 413 unsigned DestReg, unsigned BaseReg,
|
/external/llvm/lib/Target/PowerPC/ |
PPCRegisterInfo.h | 94 unsigned BaseReg, int FrameIdx, 96 void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
/external/llvm/lib/CodeGen/ |
LocalStackSlotAllocation.cpp | 327 unsigned BaseReg = 0; 365 DEBUG(dbgs() << " Reusing base register " << BaseReg << "\n"); 392 BaseReg = Fn.getRegInfo().createVirtualRegister(RC); 394 DEBUG(dbgs() << " Materializing base register " << BaseReg << 400 TRI->materializeFrameBaseRegister(Entry, BaseReg, FrameIdx, 411 assert(BaseReg != 0 && "Unable to allocate virtual base register!"); 415 TRI->resolveFrameIndex(*I, BaseReg, Offset);
|
CodeGenPrepare.cpp | [all...] |
/external/llvm/lib/Target/X86/AsmParser/ |
X86AsmParser.cpp | 253 unsigned BaseReg, IndexReg, TmpReg, Scale; 262 State(IES_PLUS), PrevState(IES_ERROR), BaseReg(0), IndexReg(0), TmpReg(0), 266 unsigned getBaseReg() { return BaseReg; } 355 // If we already have a BaseReg, then assume this is the IndexReg with 357 if (!BaseReg) { 358 BaseReg = TmpReg; 360 assert (!IndexReg && "BaseReg/IndexReg already set!"); 392 // If we already have a BaseReg, then assume this is the IndexReg with 394 if (!BaseReg) { 395 BaseReg = TmpReg 941 unsigned basereg = local 949 unsigned basereg = local [all...] |
X86Operand.h | 52 unsigned BaseReg; 113 return Mem.BaseReg; 449 Res->Mem.BaseReg = 0; 461 CreateMem(unsigned SegReg, const MCExpr *Disp, unsigned BaseReg, 467 assert((SegReg || BaseReg || IndexReg) && "Invalid memory operand!"); 475 Res->Mem.BaseReg = BaseReg;
|
/external/llvm/lib/Target/X86/InstPrinter/ |
X86ATTInstPrinter.cpp | 186 const MCOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); 201 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) 208 if (IndexReg.getReg() || BaseReg.getReg()) { 210 if (BaseReg.getReg())
|
X86IntelInstPrinter.cpp | 166 const MCOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); 181 if (BaseReg.getReg()) { 200 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) {
|
/external/llvm/lib/Target/X86/ |
X86CodeEmitter.cpp | 482 unsigned BaseReg = Base.getReg(); 485 if (BaseReg == X86::RIP || 500 // If no BaseReg, issue a RIP relative instruction only if the MCE can 504 if (BaseReg != 0 && BaseReg != X86::RIP) 505 BaseRegNo = getX86RegNum(BaseReg); 515 (!Is64BitMode || BaseReg != 0)) { 516 if (BaseReg == 0 || // [disp32] in X86-32 mode 517 BaseReg == X86::RIP) { // [disp32+RIP] in X86-64 mode 551 if (BaseReg == 0) [all...] |
X86AsmPrinter.cpp | 235 const MachineOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); 240 bool HasBaseReg = BaseReg.getReg() != 0; 242 BaseReg.getReg() == X86::RIP) 300 const MachineOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); 315 if (BaseReg.getReg()) { 333 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) {
|
/external/llvm/lib/Target/X86/MCTargetDesc/ |
X86MCCodeEmitter.cpp | 60 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); 64 if (is16BitMode(STI) && BaseReg.getReg() == 0 && 67 if ((BaseReg.getReg() != 0 && 68 X86MCRegisterClasses[X86::GR16RegClassID].contains(BaseReg.getReg())) || 249 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); 252 if ((BaseReg.getReg() != 0 && 253 X86MCRegisterClasses[X86::GR32RegClassID].contains(BaseReg.getReg())) || 264 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); 267 if ((BaseReg.getReg() != 0 && 268 X86MCRegisterClasses[X86::GR64RegClassID].contains(BaseReg.getReg())) | [all...] |
/external/llvm/lib/Target/Mips/MCTargetDesc/ |
MipsNaClELFStreamer.cpp | 122 unsigned BaseReg = MI.getOperand(AddrIdx).getReg(); 123 emitMask(BaseReg, LoadStoreStackMaskReg, STI);
|
/external/llvm/include/llvm/Target/ |
TargetRegisterInfo.h | 763 /// BaseReg to be a pointer to FrameIdx before insertion point I. 765 unsigned BaseReg, int FrameIdx, 773 virtual void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, [all...] |
/external/llvm/lib/Target/Sparc/AsmParser/ |
SparcAsmParser.cpp | 550 unsigned BaseReg = 0; 552 if (ParseRegister(BaseReg, S, E)) { 562 Operands.push_back(SparcOperand::CreateMEMri(BaseReg, nullptr, S, E)); 578 Offset->isImm() ? SparcOperand::MorphToMEMri(BaseReg, std::move(Offset)) 579 : SparcOperand::MorphToMEMrr(BaseReg, std::move(Offset)));
|