/external/llvm/lib/Target/WebAssembly/ |
WebAssemblyAsmPrinter.cpp | 138 MVT RegisterVT = TLI.getRegisterType(F.getContext(), VT); 140 ValueVTs.push_back(RegisterVT);
|
/external/swiftshader/third_party/LLVM/include/llvm/Target/ |
TargetLowering.h | 314 EVT &RegisterVT) const; 548 EVT VT1, RegisterVT; 551 NumIntermediates, RegisterVT); 552 return RegisterVT; [all...] |
/prebuilts/clang/host/darwin-x86/clang-4393122/include/llvm/Target/ |
TargetLowering.h | 678 MVT &RegisterVT) const; 685 unsigned &NumIntermediates, MVT &RegisterVT) const { 687 RegisterVT); [all...] |
/prebuilts/clang/host/darwin-x86/clang-4479392/include/llvm/Target/ |
TargetLowering.h | 678 MVT &RegisterVT) const; 685 unsigned &NumIntermediates, MVT &RegisterVT) const { 687 RegisterVT); [all...] |
/prebuilts/clang/host/darwin-x86/clang-4579689/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/prebuilts/clang/host/darwin-x86/clang-4630689/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/prebuilts/clang/host/darwin-x86/clang-4639204/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/prebuilts/clang/host/darwin-x86/clang-4691093/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/prebuilts/clang/host/linux-x86/clang-4393122/include/llvm/Target/ |
TargetLowering.h | 678 MVT &RegisterVT) const; 685 unsigned &NumIntermediates, MVT &RegisterVT) const { 687 RegisterVT); [all...] |
/prebuilts/clang/host/linux-x86/clang-4479392/include/llvm/Target/ |
TargetLowering.h | 678 MVT &RegisterVT) const; 685 unsigned &NumIntermediates, MVT &RegisterVT) const { 687 RegisterVT); [all...] |
/prebuilts/clang/host/linux-x86/clang-4579689/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/prebuilts/clang/host/linux-x86/clang-4630689/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/prebuilts/clang/host/linux-x86/clang-4639204/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/prebuilts/clang/host/linux-x86/clang-4691093/include/llvm/Target/ |
TargetLowering.h | 690 MVT &RegisterVT) const; 697 unsigned &NumIntermediates, MVT &RegisterVT) const { 699 RegisterVT); [all...] |
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
SelectionDAGBuilder.cpp | 227 EVT IntermediateVT, RegisterVT; 231 NumIntermediates, RegisterVT); 234 assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!"); 235 assert(RegisterVT == Parts[0].getValueType() && 498 EVT IntermediateVT, RegisterVT; 502 NumIntermediates, RegisterVT); 507 assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!"); 587 EVT RegisterVT = tli.getRegisterType(Context, ValueVT); 590 RegVTs.push_back(RegisterVT); 598 EVT RegisterVT = RegVTs[Value] [all...] |
FunctionLoweringInfo.cpp | 226 EVT RegisterVT = TLI.getRegisterType(Ty->getContext(), ValueVT); 230 unsigned R = CreateReg(RegisterVT);
|
TargetLowering.cpp | 656 EVT &RegisterVT, 692 RegisterVT = DestVT; [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
FunctionLoweringInfo.cpp | 385 MVT RegisterVT = TLI->getRegisterType(Ty->getContext(), ValueVT); 389 unsigned R = CreateReg(RegisterVT);
|
SelectionDAGBuilder.cpp | 287 MVT RegisterVT; 291 NumIntermediates, RegisterVT); 294 assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!"); 295 assert(RegisterVT.getSizeInBits() == 573 MVT RegisterVT; 577 NumIntermediates, RegisterVT); 582 assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!"); 628 MVT RegisterVT = TLI.getRegisterType(Context, ValueVT); 631 RegVTs.push_back(RegisterVT); 657 MVT RegisterVT = RegVTs[Value] [all...] |
FastISel.cpp | [all...] |
/external/llvm/lib/CodeGen/ |
TargetLoweringBase.cpp | [all...] |
/external/llvm/include/llvm/Target/ |
TargetLowering.h | 538 MVT &RegisterVT) const; [all...] |
/prebuilts/clang/host/darwin-x86/clang-4053586/prebuilt_include/llvm/include/llvm/Target/ |
TargetLowering.h | 663 MVT &RegisterVT) const; [all...] |
/prebuilts/clang/host/linux-x86/clang-4053586/prebuilt_include/llvm/include/llvm/Target/ |
TargetLowering.h | 663 MVT &RegisterVT) const; [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
X86FastISel.cpp | [all...] |